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Abstract
This research characterizes and models the mismatch of electrical parameters in advanced MOS
transistors. All characterizations are made through a test structure, which is experimentally
validated using a structure based on Kelvin method. A model, valid in the linear region, is
proposed. It is used for modeling the threshold voltage ﬂuctuations of the transistors with
pocket-implants, for any transistor length and gate voltage. It gives a deep understanding of
the mismatch, especially for devices with non-uniform channel. Another study analyzes the
mismatch of the drain current by characterizing and modeling in terms of the drain voltage.
A second model is then proposed for transistors without pocket-implants. In order to apply
this model, the correlation of threshold voltage ﬂuctuations and mobility ﬂuctuations must be
considered. Characterizations are also performed on transistors with pocket-implants, showing
a new drain current mismatch behavior for long transistors. Finally, characterizations are made
to analyze the impact of gate roughness ﬂuctuations on mismatch.
Key-words: matching, mismatch, ﬂuctuations, variability, MOS transistor, pocket, halos.
Résumé
Ce travail porte sur la caractérisation et la modélisation des ﬂuctuations aléatoires des paramètres
électriques des transistors MOS avancées. La structure de test utilisée est validée expérimen-
talement au moyen de la méthode de mesure de Kelvin. Pour comprendre le comportement des
ﬂuctuations, un modèle est dŠabord proposé pour le régime linéaire. Il permet de modéliser
les ﬂuctuations de la tension de seuil des transistors avec implants de poche pour toutes les
longueurs de transistor et aussi pour toute la gamme de tension de grille. Ensuite, l’appariement
du courant de drain est caractérisé et modélisé en fonction de la tension de drain. Pour modéliser
les caractéristiques réelles de transistors sans implants de poche, il est nécessaire de considérer
la corrélation des ﬂuctuations de la tension de seuil et celles de la mobilité. De plus, des car-
actérisations sur des transistors avec implants de poche montrent un nouveau comportement
de l’appariement du courant de drain. Des caractérisations ont aussi été menés pour analyser
l’impact des ﬂuctuations de la rugosité de grille.
Mots-clés : appariement, désappariement, ﬂuctuations, variabilité, transistor MOS, poches,
halos.
Resumo
Este trabalho consiste na caracterização e na modelagem do descasamento dos parâmetros elétri-
cos em transistores do tipo MOS avançado. Uma estrutura de teste é necessária para a carac-
terização, a qual foi validada experimentalmente usando uma estrutura de teste baseada no
método de Kelvin. Um primeiro modelo foi proposto válido no regime linear. Este é usado
para modelar as ﬂutuações da tensão de limiar nos transistores com os implantes de bolso para
todos os comprimentos de transistores e também para toda a gama de tensão da porta. Outro
estudo analisa o descasamento da corrente de dreno, caracterizando-o em função da tensão de
dreno. Um segundo modelo foi então proposto para transistores sem implantes de bolso. Para
aplicar esse modelo, foi necessário considerar a correlação das ﬂutuações de tensão de limiar e
das ﬂutuações da mobilidade. Caracterizações do descasamento da corrente de dreno também
foram feitas em transistores com implantes de bolso, as quais permitiram identiﬁcar um novo
comportamento do casamento da corrente de dreno. Finalmente, caracterizações também foram
realizadas para analisar o impacto das ﬂutuações da rugosidade da porta.
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Microelectronics has a central position in the global economy, being vital to many emerging
industries in the 21st century. It oﬀers strategic advantages to ﬁrms, institutions and nations
through its capacity to develop products and services eﬃciently. Twenty years ago, a cell phone
made calls and little else. As a result of microelectronics advancement, today a cell phone has
many features: fast internet connection; integrated video camera; calendar; calculator; MP3
player; text messaging; GPS receiver; can be used to diagnose eye conditions such as nearsight-
edness and farsightedness (with a device called the Near Eye Tool for Refractive Assessment -
Netra); and also make calls. The industries in many areas, such as telecommunications, medicine,
entertainment or automotive cannot substantially advance without microelectronics technology.
Since the seventies, the semiconductor industry has distinguished itself by the rapid pace
of improvement in its products. Moore’s law describes a long-term trend, where the number of
transistors in a chip doubles roughly every twenty-four months. The trend has continued for
more than half a century and is expected to go beyond 2015. This improvement trend, called
“scaling trend”, was enabled by large research and development investments.
One of the major challenges to keep the scaling trend is the local transistor random variability,
also called mismatch. The increase of the variability with the miniaturization of the integrated
circuits is detrimental for analog as well as digital devices. The stochastic variability, which
comes from process variations, makes equally designed transistors displaying diﬀerent electrical
behavior. The variations of the fabrication process are caused by random microscopic device
architecture ﬂuctuations, such as statistical variations in the number of dopant atoms, poly-
silicon granularity, gate-edge roughness, gate-oxide thickness, etc. These are the reasons why
variability issues are paramount for nowadays and future metal-oxide semiconductor ﬁeld-eﬀect
transistors (MOSFET) technologies.
For several technology generations, research has been conducted continuously to keep a good
knowledge of the sources of ﬂuctuations and to minimize the level of electrical ﬂuctuations.
This research may be performed by simulation, modeling or characterization. Modeling is
used to predict the sources and the level of ﬂuctuations while characterization quantiﬁes them.
Simulations are useful to accelerate this prediction, such as 3D ‘atomistic simulations’.
In this context, the purpose of this thesis is to understand, quantify and reduce the eﬀect of
the local ﬂuctuations on the electrical characteristics of the CMOS transistors.
This thesis was made in collaboration with the Electrical Characterization and Reliability
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CHAPTER I. INTRODUCTION
(ECR) team of STMicroelectronics1 company and with IMEP-LAHC2 laboratory from Institut
National Polytechnique de Grenoble (INPG)3.
This research, as part of the ECR team, models and characterizes electrical ﬂuctuations
using 45nm and 28nm CMOS technology. While previous works identiﬁed that pocket-implants
have a strong impact on transistor mismatch, especially for long transistors, this work goes
further and proposes the modeling and characterization of this and other contributions.
This study focuses on two sources of ﬂuctuations: random dopants and edge roughness, the
ﬁrst being the critical source for this technology node and the second announced as a major
challenge for future technologies.
This thesis is divided in four chapters.
The ﬁrst chapter is dedicated to explain the objective and the importance of the mismatch
study. In addition, it presents the technology, the methodology and the tools that are necessary
for this thesis. Moreover, a mismatch test structure based on Kelvin method is proposed to verify
if the limitations of the basic test structure may induce characterization errors on mismatch.
The second chapter focuses on the inﬂuence of random dopants ﬂuctuations in transistor
mismatch. Here, only the linear region of operation is considered. It shows that pocket implants
have a large inﬂuence in the transistor mismatch, especially for long transistors. Experiments
to reduce the mismatch using co-implants in pocket regions were performed. In addition, a
mismatch model valid from weak to strong inversion region is proposed to qualify and quantify
the eﬀects of pocket regions on mismatch.
In the third chapter, drain-current mismatch is analyzed as a function of drain bias conditions
for any region of operation. First, transistors without pocket-implants are characterized. A
drain-current mismatch model is proposed. With this model, the inﬂuence of the threshold
voltage ﬂuctuations and also mobility ﬂuctuations on mismatch are analyzed. Finally, mismatch
characterizations are performed for transistor with pocket-implants.
The fourth and last chapter is focused on the mismatch limiting factors for future tech-
nologies. One of these factors pointed out by the literature is the edge roughness. The edge
roughness is then analyzed for the 45nm technology node. The objective is to quantify the line
edge roughness impact on mismatch and to predict the maximum roughness that the gate can
have to not inﬂuence the mismatch. In this chapter, it is also presented the ﬁrst mismatch
results obtained for 28nm technology node. In addition, the trends for the mismatch on future
technologies are discussed.
1STMicroelectronics at Crolles, France
2Institut de Microelectronique Electromagnetisme et Photonique et le LAboratoire d’Hyperfrequences
et de Caracterisation at Minatec, Grenoble, France





In this chapter, a brief introduction of the MOS transistor is given for a better fa-
miliarization with the principal device analyzed in this thesis. Afterwards, the main
concepts of the mismatch are deﬁned, followed by the matching importance and the
motivation for this study. The methodology used to model and to characterize the
mismatch is then presented. Thus, the statistical treatment, the extraction meth-
ods and the measurement system are described, before concluding with the speciﬁc
matching test structures. These test structures have some limitations. One of the
limitations is the presence of parasitic series resistances. To verify if these parasitic
resistances may induce erroneous results, a matching test structure based on Kelvin
method is used and results are discussed.
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CHAPTER II. TRANSISTOR MISMATCH: THEORY, MODELING AND CHARACTERIZATION
II.1 Brief description of MOS transistor
This section gives a brief introduction of the principal device used in this work, the metal-
oxide-semiconductor ﬁeld-eﬀect transistor (MOSFET). Its architecture, regions of operations
and eﬀects are presented. For a detailed description of the equations presented in this section,
see references [Skotnicki 00] [Skotnicki 03] [Sze 81][Mathieu 04].
II.1.1 MOS transistor architecture
MOSFET are integrated into a silicon (Si) substrate, called also transistor body. This kind of
transistor can be considered as a planar capacitor MOS (metal-oxide-semiconductor), with one
of the electrodes replaced by a semiconductor (Si substrate). The other electrode is a poly-
silicon (polycrystalline silicon) gate. The term “metal” in MOS is still used today although it
has been replaced by a poly-silicon since the mid-1970s. For transistors beyond 32nm, current
research points out for a return of metal gates. The poly-silicon and the Si substrate electrodes




Figure II.1: Planar capacitor MOS, where poly-silicon and Si substrate are the electrodes
and oxide is the dielectric layer.
Compared to the MOS capacitor, the MOSFET includes two additional terminals implanted
in the Si substrate: source and drain. These implanted terminals can be either N-type (excess
of electrons) or P-type (lack of electrons or holes). Source and drain implants must both be of
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Figure II.2: Cross section view of bulk MOSFET.
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II.1. BRIEF DESCRIPTION OF MOS TRANSISTOR
The gate electrode produces an electric ﬁeld creating a channel which allows the current to
ﬂow between the drain and source for |VDS |>0. Thus, the gate creates a conductor channel and
enables the current to ﬂow in the channel. Depending on the type of carrier in the channel, the
device may be n-channel (NMOS), for electrons, or p-channel (PMOS), for holes.
Previous ﬁgure II.2 shows a cross section view of MOS transistors. Both gate side walls are
bounded by spacers. The spacers are used to mask high-energy ion-implantation. In the same
ﬁgure it is represented the Shallow Trench Isolation (STI), which is used to isolate devices from
each other. The silicon region where the transistor is manufactured is called active zone. The
width (W) and the length (L) of the active zone correspond to the width and the length of the
transistor.
II.1.2 Principle of operation
According to the gate voltage applied, three modes of operation are observed: accumulation,
depletion and inversion (ﬁgure II.3). The voltage separating the accumulation and depletion
regime is referred to as the ﬂatband voltage, VFB. The voltage separating depletion and inversion
regimes is the threshold voltage Vt. Following, results are shown only for NMOS devices, as
NMOS and PMOS have complementary characteristics.
• Accumulation (VGS < VFB):
Under negative gate bias, the gate attracts holes from the substrate to the surface, yielding
accumulation.
• Depletion - weak inversion (V t > VGS > VFB):
Surface depletion occurs when the holes in the substrate are pushed away by a positive
gate voltage.
• Strong inversion(VGS > V t):
A more positive voltage attracts electrons (the minority carriers) to the surface, which
form the so-called inversion layer or inversion channel.
The transition between the weak and the strong inversion does not happen abruptly. Thus,
an inversion level is deﬁned as the threshold between weak and strong inversion regimes. The
threshold is deﬁned when the surface potential is twice the Fermi potential φS = 2φF , as
represented in ﬁgure II.4. This is the physical deﬁnition of threshold voltage V t.










where kTq is the thermal voltage, NB is the channel doping concentration and ni is the intrinsic
concentration.
Therefore, the threshold voltage, which is the voltage applied to pass from weak to strong
inversion regime, can be expressed as (equation (II.2)),







2qεSiNB(φS − VBS) (II.3)
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VFB
VFB ≥
Figure II.3: Different regimes in NMOS transistor. The first line represents a cross
view of the transistor. The second line represents the energy levels belong a transversal
section of the channel in the metal, oxide and semi-conducteur regions [Sze 81].
Vt =
Figure II.4: Energy band when φS = 2φF .
where Qdep is the depletion charge, q is the elementary electrical charge, εSi is the silicium
permitivity and NB is the substrate dopants.
Considering the inﬂuence of substrate biasing in the inversion layer and, consequently, in
the threshold voltage, the Vt can be expressed as (equation (II.4)),
V t = V t0 + γ
(√












II.1. BRIEF DESCRIPTION OF MOS TRANSISTOR
where V t0 is the Vt deﬁned in equation (II.2) for VBS = 0. γ represents the substrate
coeﬃcient.
Once the transistor is in the strong inversion regime, a current ﬂows between source and
drain regions, for VDS > 0. The drain region induces an additional electrical ﬁeld, which plays
an important role in transistor operation, where three diﬀerent zones are then observed: linear,















Figure II.5: Experimental ID − VDS characteristic for nMOS transistors.
Linear regime: VDS <(VGS − V t). The MOS transistor operates like a resistor controlled
by the gate bias relative to both drain and source voltages. In this case, the drain current




VGS − V t− VDS2
)
VDS (II.6)







Figure II.6: MOS transistor in linear regime.
Non-linear regime: VDS = (VGS − V t). When the drain voltage is equal to (VGS − V t),
the inversion charge is not constant along the channel length. This regime is also called pinch-oﬀ
(ﬁgure II.7).
Saturation regime: VDS ≥ (VGS − V t). When VDS > (VGS − V t), electrons spread out
and part of the channel is disconnected. There is no more strong inversion charge between
the pinch-oﬀ point and the drain. The drain current is now quasi-independent of VDS and is
controlled by the gate-source voltage (ﬁgure II.8).
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Figure II.8: MOS transistor in saturation regime.
To model the drain current for larger drain bias, the VDS has to be replaced by the saturation
voltage, which is given by equation (II.7).
VDS,sat = VGS − V t (II.7)




(VGS − V t)2 (II.8)
II.1.3 Short Channel Effect
In this part, the eﬀects caused by shrinking transistor dimensions are presented.
For long transistors, the surface potential along the channel is constant, except near the drain
and source junctions. The expansion of the space charge zones (SCZ) are independent of the
channel length. By decreasing the length of the transistors, as in ﬁgure II.9, the source-channel
and channel-drain depletion zones get closer. Then, for short transistors, these zones (SCZ) can
overcap.
When the source/drain depletion zones are overcapped, the potential barrier formed by the
channel of the transistor decreases. Then, the ﬂat behavior of the surface potential noticed for
long transistors is no more observed. Consequently, the threshold voltage gets smaller. This
eﬀect is called Short Channel Eﬀect (SCE), and can be seen in ﬁgure II.9.
In addition to SCE, the VDS biasing has an eﬀect on the potential barrier as the extension
of the depletion zones depends on VDS . If the drain biasing increases, the extension of drain
depletion is also increased. As a consequence, the VDS induces a supplementary decrease of
the pontential barrier, and then, of the threshold voltage for short devices. This eﬀect is called
Drain Induced Barrier Lowering (DIBL). As a result, uncontrolled lowering of the potential
barrier causes a drop in the threshold voltage and increases the leakage current, as can be seen
in ﬁgure II.10.
The decreasing of the Vt for short lengths, as showed in ﬁgure II.10(a), is know as the Vt
roll-oﬀ.
The depletion zones extend mainly within the channel, because of its low doping in compar-
ison to the source and drain. Then, to eliminate the SCE, two regions, called pocket or halo, are
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Figure II.9: Illustration of length decreasing effect on the potential barrier
[Chanemougame 05]. The space charge zones (SCZ) get overcapped for the shortest length.
The corresponding energie (Ec) is shown, where Short Channel (SCE) and Drain Induced






Figure II.10: Short Channel Effect and Drain Induced Barrier Lowering impact on the
(a) threshold voltage and (b) leakage currents [Skotnicki 03].
implanted, by an angle θ, near the drain and source, as seen in ﬁgure II.11. These implantations
are of the same type of the transistor body, but with a higher dopping concentration, limiting
the extension of the depletion regions.
Moreover, for small length, pocket regions are close to each other. As pocket regions are
heavily-doped, the channel dopping is increased. Consequently, the Vt increases, eliminating Vt
roll-oﬀ.
On the other hand, for relatively long devices, pocket regions become separated, creating
a non-homogeneous channel. The presence of high-doped and weakly doped regions in the
33.




Figure II.11: Transistor with pocket implants. θ is the angle used to make the implants,
to better introduce the dopants under the gate.
channel implies non-uniform surface potential. This non-uniformity may considerably increases
transistor variability [Cathignol 08c] [Johnson 08] [Cathignol 09].
The eﬀects of the pockets on transistor variability will be described with details in following
chapters.
II.2 Theory of mismatch
The purpose of this thesis is to model and characterize the diﬀerences between two identical
designed MOSFET, placed in the same environment, at a (quasi) minimal distance. This section
is dedicated to the main concepts of mismatch and the motivation for this study.
II.2.1 Mismatch definition
To introduce the mismatch concept and to understand in which scale it is inserted, the ﬁgure
II.12 illustrates the diﬀerent scale of variations between two devices presented in the integrated
circuit ﬂow. The amplitude of the variations depends on the distance between these two devices.
When two products are manufactured in diﬀerent factories, they are produced by diﬀerent
equipments. This results in slightly diﬀerent circuits. This is also observed among wafers. In
this case, the wafers are not at the same position in the equipments, resulting for example in
a slight diﬀerence in temperature among wafers. This is enough to result in a slight diﬀerence
between the devices.
At the bottom of the pyramid in ﬁgure II.12 are the inter-devices ﬂuctuations. These ﬂuc-
tuations are the diﬀerences between two supposedly identical devices separated by a minimum
(or quasi-minimum) design rule in an identical environment. They are produced at the same
factory, in the same lot, on the same wafer and they are placed in the same die, close to each
other. This local variation is commonly known under the terms of [Lakshmikumar 86]:
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Figure II.12: Variations at several levels of the fabrication process.
– mismatch: represents the electrical diﬀerences between two paired transistors.
– matching: it is the opposite of mismatch, showing how alike the paired transistors are.
– local variability or local ﬂuctuations: variability or ﬂuctuations are generic terms, which
may represent any variation (inter-die, inter-lot, etc). The term local is then used to
indicate that the external conditions are the same and the variations come from the
devices.
It is important to take in mind that variability and local variability are diﬀerent. For exam-
ple, if a physical parameter presents inter-die variability, it does not imply in local variability.
II.2.2 Importance and motivation
With the development of the technology and the scaling down of the transistors to deep-
submicrometer feature size, the circuit can be composed by millions of transistors in the same
die. By scaling down, the variability between two supposed identical transistors increases con-
siderably and becomes a major diﬃculty for process development.
Since many blocks are based on the availability of two or more electrically identical devices,
the quantiﬁcation of ﬂuctuations is important for both analog and digital circuits.
The impact of the transistor mismatch is more important in the case of analog circuits
[Shyu 84], [Kinget 96], [Pelgrom 98], [Lakshmikumar 86]. In analog circuits block, small diﬀer-
ences in electrical parameters can determine the performance and/or yield of a product. To
illustrate the impact of ﬂuctuations in MOS transistor applications, the current mirror is taken
as an example (ﬁgure II.13). Its structure consists in two symmetrical transistors, with common-
gate and common-source connections. Current mirrors are used to provide bias currents and
active loads for a circuit. The function of a current mirror consists in providing an output cur-
rent Iout identical to the input current Iin. As drain current depends of the threshold voltage
and/or gain factor of the transistor, then, ﬂuctuations in these parameters may implies errors
in the reference current source.
As other examples, ﬂuctuations reduce the accuracy of analog-to-digital converters (ADC -
as illustrated in ﬁgure II.14) and digital-to-analog converters (DAC), degrading the stability of
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Iin Iout
T1 T2
Figure II.13: Schematic of a current mirror
reference sources and increasing the oﬀ-set voltage of operational ampliﬁers. There is also the
impact of the matching performance on the speed-accuracy power trade-oﬀ. For example, in a
DAC, the output in the analog circuit is provided by currents, using current mirror circuits. If
there is a digital signal of 8 bits, the analog circuit will need 256 current mirrors to make the
conversion. Hence, the reproducibility of the current mismatch parameter is very important.
Figure II.14: Yield of analog-to-digital converters as a function of the standard deviation
of the input transistor pair mismatch [Pelgrom 98].
In digital circuits, the transistor mismatch leads to ﬂuctuations in the time delay between
logic circuits, an increase of leakage currents and an increase in the number of errors in the
processes of writing and reading memories, [Pineda de Gyvez 04], [Burnett 94], [Burnett 02],
[Stolk 01]. Bhavnagarwala et al. [Bhavnagarwala 01] studied the eﬀect of the ﬂuctuations on a
6T-SRAM. The SRAM cell operates as a bistable circuit with two distinct stable states during
Read and Retention periods. Figure II.15(a) shows a schematic of a 6T-SRAM and its static
voltage characteristic during a Read operation. Fluctuations in the threshold voltage translates
into a variation on the static noise margin (SNM). The SNM of some cells may be annulated if
variations are too large, as observed in the dashed line in ﬁgure II.15(b), which implies in a fail
as it is not possible to change the state of the cell.
With the miniaturization of the transistors, the ﬂuctuations are becoming more important.
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Figure II.15: (a) Schematic of a conventional 6T-SRAM cell during a Read opera-
tion. (b) Static voltage characteristics of a conventional cell during a Read operation
[Bhavnagarwala 01].
This fact can also be noticed by the increasing number of publications in the last few years,
looking at the references of this thesis. The variations in the MOSFET performance are a
major challenge for future process generations [Pitcher 10]. Thus, it is becoming important to
understand, quantify and reduce the eﬀect of these ﬂuctuations on the electrical characteristics
of the transistors.
II.2.3 State of the art
The mismatch in MOS transistors has been studied for more than three decades. One of the ﬁrst
investigation of the ﬂuctuations eﬀects was made in 1972 by Hoeneisen and Mead [Hoeneisen 72].
They noticed that a possible limitation for MOSFET technology are due the unpredictability
in the threshold voltage because of substrate doping ﬂuctuations. This problem is discussed
in 1975 by Keyes [Keyes 75]. Using a discretization of the chanenl region, Keys formalized a
model to predict the amplitude of Vt variations, but without considering the operation of the
transistor.
McCreary showed the dimensional dependency of MOS capacitance, which was explained by
Shyu et al. [Shyu 82]. At this point, the mismatch factors are already grouped as stochastic
and systematic. The stochastic mismatch is given by the standard deviation of a population
distribution while systematic mismatch is given by the mean. Stochastic and systematic concepts
will be explained in following sections.
In a new work, Shyu et al. [Shyu 84] presented a more complete mismatch model for MOS
capacitors and MOS transistors. It gives the dependence of each error source on the physical
dimensions, the standard deviations of the fabrication parameters and the bias conditions. The
dimensional dependency equations presented then, were consecrated afterwards. It is in 1986
that Lakshmikumar et al. [Lakshmikumar 86] presented a paper exclusively about mismatch on
MOS transistors. They experimentally observed the dimensional dependence for the mismatch
in MOS transistors.
In 1989, one of the most cited papers on the ﬁeld was published by Pelgrom et al. [Pelgrom 89].
Diﬀerently of the previous works, which start the analysis from the causes of mismatch, this one
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makes a generically mathematical treatment of the mismatch between two transistors, where a
parameter P varies spatially. This paper explicitly demonstrates the dimensional dependence of
electrical parameter ﬂuctutaions in MOS transistors. It points out that the standard deviation






From Pelgrom’s law, many contributions have been made. The discrete model formalized
by Keyes is rediscussed by Mizuno et al. [Mizuno 93] [Mizuno 94] [Mizuno 96], where they
experimentally veriﬁed that the Vt mismatch is given by a Gaussian function and this distri-
bution results from ﬂuctuations of the number of discret dopants in the depletion region. The
doping ﬂuctuations became then very signiﬁcant for the mismatch studies, especially due the
decreasing feature sizes [Steyaert 94] [Elzinga 96] [Stolk 96] [Wong 97] [Bastos 97] [Tanaka 00b].
Other important contributions to from the mismatch ‘atomistic’ simulations, performed by A.
Asenov and the Device Modelling Group at Glasgow University at the end of nineties. Some
of their works are listed here, but are not exhaustive: [Asenov 98a] [Asenov 98b] [Asenov 00a]
[Brown 02] [Roy 05] [Cheng 06].
Other eﬀects related to doping are studied, as the halo implantation [Tanaka 00a], [Rios 02],
[Mc Ginley 04], [Difrenza 00].
Another source of intrinsic parameter ﬂuctuations is the line edge roughness (LER). Since
2000, the line and width gate roughness (LER and LWR) became a critical factor for the
mismatch study [Oldiges 00], [Asenov 03], [Xiong 04], [Gunther 05], [Fukutome 06]. LER has
caused little worry in the past since the critical dimensions of MOSFETs were orders of magni-
tude larger than the roughness. However, with the shrinking of transistors, LER does not scale
accordingly, becoming a larger fraction of the gate [Asenov 03].
The impact of gate material has also been studied, especially the eﬀect of polysilicon gran-
ularity ﬂuctuations, [Difrenza 03b], [Cathignol 06b], [Brown 06].
Among this important list of ﬂuctuations sources, Cathignol et al. [Cathignol 08b] identiﬁed
the percentage of each contribution for 45nm technology. Cathignol et al. showed that the
major physical sources of ﬂuctuations are the random discrete dopants (RDD), the poly silicon
grain (PSG) and the line edge roughness (LER), where more than 60% of the mismatch is due
the RDD.
While some researchers focused on the identiﬁcation of the ﬂuctuctuations sources, some were
interested in the ﬂuctuation level of electrical parameters that are useful for design and modeling.
The mismatch in drain current parameter was extensively studied. It can be represented by a
study of the mismatch in threshold voltage and in gain factor. Bastos and Drennan [Bastos 98],
[Drennan 99], [Drennan 03] focused on the modeling of the drain current. Croon [Croon 04] also
gave his contribution to its model.
The measurement methodology, test structure and layout issues on mismatch have been
extensively studied by Tuinhout since 1994 [Tuinhout 94] [Tuinhout 10].
In this thesis, the mismatch in 45nm technology node is analyzed. This study focous on
RDD and LER sources of ﬂuctuations, as RDD is the critical source for this technology node




The general methodology ﬂow of the mismatch study applied during this thesis is represented
in diagram of ﬁgure II.16.
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Figure II.16: Methodology flow of the mismatch study.
The methodology consists in measuring a pair of identically designed devices, separated
by the minimum (or quasi-minimum) design rule spacing, placed in the same environment. For
each device, an electrical parameter (P) is measured. Then, the absolute variation ∆P (equation
(II.10)) or the relative variation ∆P/P¯ (equation (II.11)) of the electrical parameter of the pair
is calculated. This procedure is performed for a large number of pairs of transistors to assure a
signiﬁcant statistical population (for a conﬁdence level of 99 %).







The statistical distribution of these electrical diﬀerences represents the variations of the
parameter in question. This distribution can be modeled by a Gaussian law, deﬁned by its
mean and standard deviation. This distribution is ﬁltered by a ±3σ ﬁlter to eliminate the
erroneous values. Then, the mean and the standard deviation are calculated.
Following ﬁgure II.17 represents the requirements to perform the methodology ﬂow.
To compute the mismatch parameter AδP , there are basically two steps: measurement and
data treatment. For the measurement of electrical parameters, a test structure, a measurement
setup, a measurement system and a parameter extraction method are required. In the data
treatment step, once the parameters P of interest is extracted from the measurements results
for N pairs, the statistical treatment is performed. Finally, the stochastic and the systematic
mismatch are characterized and the mismatch parameter is obtained. These required steps are
detailed in following sections.
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Figure II.17: Schematic of the requirements for the mismatch study.
II.4 Computation of systematic and stochastic mis-
match




mδP, σδP and AδP
Matching analysis
Data treatment
Figure II.18: Schematic of the requirements for the mismatch study.
Considering δP (equation (II.12)) the diﬀerence of parameter P measured between the two
paired devices, matching characterization results in evaluating both the mean <δP>(II.13) and
the standard deviation σ(δP) (II.14) from Gaussian distribution δP.













The mean is called the systematic mismatch and can be supressed by the design. The stan-
dard deviation represents the stochastic ﬂuctuations, or the local process ﬂuctuations. Finally,
investigations result in the extraction of a mismatching parameter AδP (II.15), which is the
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proportionality coeﬃcient between standard deviation of δP and reverse square root of drawn





Systematic mismatch The distribution δP is usually centered in zero. There is a systematic
mismatch if the average of the distribution is not zero. It is caused mainly by the diﬀerences
in the environment where the devices are inserted. It can be, for example, diﬀerent metallic
covers between the pair device [Tuinhout 96] [Tuinhout 97] which induce local diﬀerences in
terms of mechanical constraints, or another asymmetry in the conception of the mask used for
manufacturing [Tuinhout 94]. Tuinhout et al. [Tuinhout 03] states that all phenomenon which
can provoke a diﬀerence in the measurement conditions between the pair of devices induces a
systematic mismatch.
In most cases, the systematic mismatch can be avoided during the design of the devices. One
of the techniques is the use of dummies, devices which are not connected to the pair. In the case
of transistors, the dummies are placed in both sides of the gate, assuring the same environment
for both devices of the pair.
Stochastic mismatch The stochastic mismatch is given by the standard deviation of the
distribution σδP . It is generally attributed to random variations in physical characteristics of
the devices. This happens because the manufacturing process of the integrated circuits cannot
be precisely controlled. Then, some physical parameters may randomly vary from one device to
another. For example, it is not possible to control the number of dopants implanted in the device.
II.5 Statistical treatment
The mismatch is studied through the use of statistical tools. In order to understand such tools,
some basic statistical concepts are presented [Soong 04].
Statistical 
treatment






• Criterion of invalidity 
of systematic mismatch
Figure II.19: Schematic of the requirements for the mismatch study.
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II.5.1 Normal or Gaussian distribution












,−∞ < x <∞ (II.16)
where m is its mean and σ is its standard deviation.















where mδP is the mean of the δP distribution and σδP is its associated standard deviation.
Both parameters are extracted from experimental measures from N pairs devices. Then, it
is important to verify if the population in question follows the normal distribution.
There are diﬀerent statistical tests to verify if the distribution is Gaussian. Chi-square is
a statistical test commonly used to compare the observed data with the data expected to be
obtained according to a speciﬁc hypothesis, normal distribution in the case of matching study.
The chi-squared test enables to validate or to reject the Gaussian feature of a distribution. After
the veriﬁcation of the distribution nature using the chi-squared test, the mean and the standard
deviation are computed.
II.5.2 Data filtering
During the test, Cathignol et al. [Cathignol 07a] have observed that the resistance of the points
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Figure II.20: Mapping of one of the probe resistance used for a matching test, performed
row by row, starting from the top row [Cathignol 07a].
Cathignol et al. points out that, whatever the method used for extraction, a special care
should be taken on probes resistance. If they are not low enough, they can distort mismatch
estimation. This means that it is important to monitor the resistances during measurement test.
42.
II.5. STATISTICAL TREATMENT
Afterwards, the experimental data are ﬁltered before being analyzed. This step is very
important because if an erroneous data is presented in the distribution, it can strongly impact
the population’s dispersion.
The ﬁlter consists in removing the experimental data which have abnormal ﬂuctuation levels,
as represented schematically in Figure II.21.
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Figure II.21: Schematic of data filtering.
The three-sigma method is used to ﬁlter the data. This method consists in estimating
the standard deviation and the mean of the population. Then, all values outside the interval
[m− 3σ,m+ 3σ] are removed, using 99% of conﬁdence level. This step is repeated until there
are no more values to be removed, thus making the population stable. Then, the standard
deviation and the mean are obtained.
II.5.3 Confidence interval
For each transistor geometry, the standard deviation of δP is estimated from the population by
N pairs of transistors (σexp) and not by the total dice manufactured, where its correspondent
standard deviation (σ) is unknown. The conﬁdence interval can be calculated, with a conﬁdence











Then, the upper and lower relative error of the standard deviations can be obtained:
σexp(1− Y ) ≤ σ ≤ σexp(1 +X) (II.19)
Where:










The table II.1 gives some examples of the error as a function of the chosen sample and
conﬁdence interval. The errors are not symmetrical. This dissymmetry is reduced as the sample
increases.
Table II.1: Upper and lower confidence limits for three confidence levels.
Upper confidence limit (%)
for a confidence level of:
Lower confidence limit (%)
for a confidence level of:
Number of elements 90% 99% 99.9% 90% 99% 99.9%
20 37.0 66.6 96.7 20.6 29.8 35.7
25 31.6 55.8 79.5 18.8 27.4 33.0
30 28.0 48.7 68.4 17.5 25.6 30.9
35 25.3 43.5 60.6 16.4 24.1 29.2
40 23.2 39.7 54.8 15.5 22.8 27.8
45 21.5 36.6 50.3 14.7 21.8 26.5
50 20.2 34.1 46.6 14.1 20.9 25.5
55 19.0 32.0 43.6 13.5 20.1 24.5
60 18.0 30.3 41.1 13.0 19.4 23.7
65 17.2 28.7 38.9 12.5 18.7 23.0
70 16.5 27.4 37.0 12.1 18.2 22.3
75 15.8 26.3 35.4 11.8 17.6 21.7
80 15.2 25.2 33.9 11.4 17.2 21.1
85 14.7 24.3 32.6 11.1 16.7 20.6
90 14.2 23.5 31.4 10.9 16.3 20.1
95 13.8 22.7 30.4 10.6 15.9 19.7
100 13.4 22.0 29.4 10.4 15.6 19.3
150 10.6 17.3 22.9 8.6 13.1 16.2
200 9.0 14.7 19.3 7.6 11.5 14.3
In this work, 99% of conﬁdence level is used.
II.5.4 Criterion of invalidity of systematic mismatch
The systematic mismatch can be considered as null if it is negligible compared to the stochastic
mismatch. For that, the mean of the distribution δP has to be equal to zero. To verify if








The systematic mismatch is not negligible with a conﬁdence degree of (1-λ) if Z exceeds the




One of the steps in the mismatch study is to estimate the mean and the standard deviation of δP










Figure II.22: Schematic of the requirements for the mismatch study.
Threshold voltage and gain factor are important parameters of the MOS transistors to be
considered during design. Fluctuations in the drain current are also important aspects to be
controlled. The mismatch in the drain current is assumed to be a result of a mismatch in
threshold voltage (∆V t) and in the current factor (∆β/β) [Pelgrom 98] [Lakshmikumar 86]
[Bastos 96] [Serrano-Gotarredona 00] [Croon 04]. Thus, the parameters usually analyzed in the
mismatch study are V t, β and ID.
The drain current parameter is obtained directly from transistor measurements. For the
threshold voltage and the current factor several techniques are presented in the literature
[Hamer 86] [Mourrain 00]. The commonly used methods are the maximum slope method, the
three points method and the four points method. In addition to those, the constant current
method is also used to extract the threshold voltage.
A comparison between the diﬀerent extraction techniques is made by Croon et al. [Croon 02b].
Between the methods above, the three points method and the four points method show inter-
esting results. These are relatively independent of the transistor geometries and the input
parameters, yielding accurate results. However, these methods require long measurement time.
The maximum slope method is purely intended for extracting parameters. It does not present
a model for the drain current as a function of the bias conditions. Also, it strongly depends
on source/drain resistances. Otherwise, this method is physical, the V t and β parameters can
be obtained and it is faster than the three points and the four points method. Other method
commonly used is the constant current method. It is simple and fast, but it is not physical and
it can be used only to V t extraction. The major drawback of the constant current method is
the arbitrary choice of the drain current, usually scaled by W/L, at which the value of V t is
measured.
In this work, the focus is to analyze electrical parameter diﬀerences and not the intrinsic
value of the parameter. Moreover, a lot of data is necessary as a statistical study is performed.
To this aim, a quick method with good repeatability 1 is required. In addition, comparisons
between diﬀerent processes are performed and the same method is used to avoid introducing
a margin of error due to the extraction method. Thus, the maximum slope method is used in
most of the studies. For some speciﬁc studies, the constant current criterion is used.
Following, the methods used in this work (maximum slope and constant current criterion)
are described with details.
1A test of repeatability has been performed and is presented in Appendix A
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II.6.1 Maximum slope method
Linear region The maximum slope method is illustrated in ﬁgure II.23. The drain current
is measured as a function of the gate bias in the linear regime. The tangent is taken at the
place where the transconductance gm reaches its maximum value (II.23) [Sedra 07]. The gm is
deﬁned as the partial derivative of the drain current with respect to the gate voltage. The gate
bias where the tangent and ID = 0V intercept is equal to V t+ VDS/2. The Vt and the current



























Figure II.23: Maximum slope method for linear region.
Saturation region The drain current in saturation region is expressed as equation (II.8).






(VGS − V t) (II.26)
The V t is deﬁned as the intersection of
√
ID = 0 line and the tangent line of (VGS −
√
ID)




curve is maximum [Shimizu 02]. It is expressed
as equation (II.27) and its extraction is represented in ﬁgure II.24. The current factor is given
by equation (II.28).












































Figure II.24: Maximum slope method for saturation region.
II.6.2 Applying a current criterion or constant-current method











Figure II.25: Constant current method, where the threshold voltages for two current
levels (IDS,cc) are represented.
Although constant-current method is not physical, it is the simplest method to measure V t.
One of the limitations of this method is that no other parameter besides the V t is obtained.
But the major limitation is still the choice of the current level. To analyze the extraction using
diﬀerent current levels, the threshold voltage, called here as Vtcc, was extracted from the ID -
VGS curves by current levels in the range [50nAWL , 800nA
W
L ]. They are represented in ﬁgure
II.26, for linear and saturation region.
The Vtcc extracted for diﬀerent current criterions form a cloud of points around the zone
where the transistor passes from weak to strong region. The current level corresponding to the
threshold voltage extracted by the maximum slope method, called here V t@gm,max is situated
in the Vtcc cloud of points. The V t@gm,max and Vtcc values are represented in ﬁgure II.27. In
this case, the Vtcc which corresponds to V t@gm,max is the one extracted with 500nAWL current
level in linear region and 400nAWL in saturation region.
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Figure II.27: V t@gm,max and Vtcc for NMOS transistors.
For PMOS devices, Vtcc is extracted in the range [50nAWL , 400nA
W
L ]. The V t@gm,max is the
one extracted with 150nAWL current level in linear region and 100nA
W
L in saturation region, as
shown in ﬁgure II.28.
For the technology node used in this work, experimental current levels at which the Vtcc
measured is close to V t@gm,max correspond to 400WL nA for NMOS and 100
W
L nA for PMOS
devices.
As it will be shown in next chapter, a special method is used to characterize long transistors
with pocket implants. This method is then described.
II.6.2.a Gate-bias-dependent threshold voltage extraction method
The gate-bias-dependent threshold voltage extraction method is used to characterize long tran-
sistors with pocket implants. These transistors have non-uniform surface potential. To model
long transistors, Cathignol [Cathignol 08a] introduced a gate-bias-dependent threshold voltage,



























































Figure II.28: V t@gm,max and Vtcc for PMOS transistors.
with pocket implants.
Gate-bias-dependent threshold voltage method relies on a constant current-like method, as
illustrated in ﬁgure II.29.




























Figure II.29: Gate-bias-dependent threshold voltage. (a) First step and (b) second step.
The Vtcc(VGS) is extracted from ID(VGS) curves, by two steps.
The ﬁrst step consists in deﬁning the constant-current criterion. To deﬁne it, the ID at a
given VGS is extracted for n-transistors. The average ID is then used as the constant-current
criterion.
The second step consists in extracting the V t via a constant-current method. The current
criterion used is the average ID extracted in the ﬁrst step. For each ID(VGS) curves, the VGS
corresponding to the current criterion is obtained, here called Vtcc(VGS).
The ∆Vtcc(VGS) is extracted from the Vtcc(VGS) function. For this, the Vtcc(Vg) method
is applied for both transistors and the ∆Vtcc(VGS) is obtained. Then, the mismatch dispersion
σ∆V tcc(VGS) can be estimated.
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II.7 Measurement system










Figure II.30: Schematic of the requirements for the mismatch study.












Figure II.31: Measurement system.
It consists in a probe station II.32(a), a chuck, a probe card II.32(b), a switching-matrix, a
parameter analyzer and a UNIX station. The wafer to be measured is placed on the chuck. The
wafer-probe automatically moves the chuck around. This enables the automatic measurement of
N dice, which is a requirement for a statistical study. The used probe card consists of two lines
with twelve pins each, connected to a switching matrix, which connects the correct pin to the
correct SMU (Source/Monitor Unit). Through the SMUs, the parameter analyzer supplies the
deﬁned voltages/currents and measures the currents/voltages of the devices under test (DUT).
Finally, the UNIX workstation is used to communicate with the measurement equipment and
to collect the experimental data.
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(a) (b)
Figure II.32: Photo of a) a wafer prober and b) a probecard
II.8 Experimental setup used along this work










Figure II.33: Schematic of the requirements for the mismatch study.
In this work, both NMOS and PMOS devices are analyzed. For each study, around 70
pairs of transistors for each geometry are measured. The electrical parameters analyzed are the
threshold voltage, the gain factor and the drain current.
The technology used is the 45nm STMicroelectronics MOSFET, except for the advanced
technologies presented in the last chapter. This technology has a supply voltage of 1.1V for de-
vices with oxide thickness equal to 2nm. The geometries for both NMOS and PMOS transistors
are presented in table II.2. For other speciﬁc studies, the geometries are described in detail for
each case, in the respective sections.
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Table II.2: Transistors geometries.
W (µm) L (µm) W (µm) L (µm)
0.12 0.04 0.12 0.1
0.15 0.04 1 0.1
0.2 0.04 0.12 0.2
0.5 0.04 0.12 0.5
1 0.04 1 0.5
5 0.04 0.12 1
0.12 0.05 0.15 1
1 0.05 0.2 1
0.12 0.06 5 1
0.15 0.06 0.12 5
0.12 0.08 1 5
0.2 0.08 5 5
1 0.08
II.9 Test structure










Figure II.34: Schematic of the requirements for the mismatch study.










Figure II.35: Usual test structure.
This structure is composed of two identical MOSFET transistors (transistor pair), as sym-
metrical as possible, placed close to each other, at a (quasi-)minimum design rule spacing, in
an identical environment. They have common bulk (B) and separate gate (G), drain (D) and
source (S) and symmetrical connections. Their currents ﬂux are also in the same direction. Gate
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dummies are positioned on both sides of the gate of the transistors. These dummies improve
the transistor lithography and etching process.
These structures are regrouped in scribes. Each one has ﬁve transistors pairs, totalizing two
times twelve connection pads. A scribe is represented in ﬁgure II.36. The symmetry between
the transistor pair can be noticed.
24 23 22 21 20 19 18 17 16 15 14 13
1 2 3 4 5 6 7 8 9 10 11 12
DUT 1 DUT 2 DUT 3 DUT 4 DUT 5
D1
D
D1 D1 D1 D1
D2 D2 D2 D2S2
S1
G2 G2 G2 G2 G2
G1 GG1G1G1B
B
Figure II.36: Schematic of a scribe composed with five transistors pairs.
II.9.1 Limitations of test structure
One of the limitations of the presented test structure is the presence of parasitic series resis-

















Figure II.37: Transistor with drain and source external access resistances (RaccD and
RaccS, respectively).
The RaccD is the access resistance localized between the transistor channel and the drain
terminal. The resistance situated between the other side of the transistor channel and the source
contact is labeled RaccS . They may be responsible for of an important error in the transistor
ID-VGS characteristics.
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The parasitic resistances cause voltage drops and the decreases of drain current. This can
be noticed in ﬁgure II.38. This ﬁgure shows the ID-VGS characteristics for the same transistor,

































































Figure II.38: ID(VGS) and gm(VGS) curves on usual test structure for different access
resistances on (a) linear regime and (b) saturation regime of operation.
The one with higher access resistance presents lower drain current for both linear and satu-
ration regions. An eﬀect on transconductance is also noticed, not only in gm level, but also in
the VGS correspondent to gm,max. Analyzing ﬁgure II.37(b), the eﬀects in the gate and source
potentials and in transistor transconducance can be expressed by equations (II.30), (II.31) and
(II.32) [Sze 81] [Skotnicki 03].
V ′GS = VGS −RaccSID (II.30)
V ′DS = VDS − (RaccS +RaccD)ID (II.31)
g′m =
gm
1 + 2RaccS gm
(II.32)
Substituting the ideal potentials and transconductance (equations (II.30), (II.31) and (II.32))
for the eﬀective ones in equation (II.6), an additional term that depends on RaccD and RaccS
appears in the V t. Consequently, the eﬀective V t changes with a ﬂuctuation in drain or source
access resistances. The parasitic resistances have also an inﬂuence in the gain factor.
A pertinent question can be posed here: Does the eﬀect of the parasitic resistances on the
electrical parameters has an impact on mismatch?
To answer it, a mismatch test structure based on Kelvin structure is introduced and discussed
in the next section.
II.9.2 Mismatch test structure using Kelvin method
The Kelvin method was invented by William Thomson, Lord Kelvin, in 1861 to measure very low
resistances. This method is also known as four-terminal sensing (4T sensing), 4-wire sensing or
4-point probes method. It is a measuring technique that uses separate pairs of current-carrying
and voltage-sensing to make more accurate measurements than traditional two-terminal sensing.
That is, diﬀerent terminals are used to apply and measure current/voltage. The accuracy of




Recently, Kuroda et al. [Kuroda 08] [Kuroda 09] studied the characterization of transistor
performance using Kelvin test structures on fully-depleted silicon-on-insulator (FD-SOI) CMOS-
FETs. They analyzed the short channel transistors intrinsic current- voltage characteristics as
well as the quantitative eﬀects of the parasitic series resistance in the device performance. In
parallel with this work, Terada et al. [Terada 09] used the Kelvin test structure on MOSFET
devices to study the drain current variation under high gate voltage. Their analysis is made
using MOSFET arrays circuits, which were also used in [Leﬀerts 03].
In transistor pair conﬁguration, the structure is symmetrically designed, but the access
to the interconnect lines or probe contact resistances of the device, deﬁned here as external
access connections, might be the source of non-negligible voltage drops when measuring large
aspect ratio (width/length) transistors. Hence, V t mismatch can be impacted by these parasitic
resistances during Vt extraction. The V t is not the only constraint: β and ID are some examples
of other parameters which are inﬂuenced by parasitic resistances [Kinget 05].
To verify if the parasitic resistances introduce characterization errors on mismatch, a mis-
match test structure is proposed [Mezzomo 09b]. This test structure is based on the four-



























Figure II.39: Mismatch test structure using Kelvin method. (a) Schematic layout show-
ing the terminals and (b) schematic view of one transistor with force (D and S) and sense
terminals (Deff and Seff).
The diﬀerence between this Kelvin mismatch test structure II.39 and the conventional one
II.35 is that drain and source have two connections called force and sense terminals. These two
additional terminals allow the measurement of the eﬀective biasing applied to the device. In
addition, an algorithm is used to correct the transistor biasing, by compensating the potential
drops caused by the parasitic resistances.
To observe the impact of external access resistances, the Kelvin mismatch test structure is
used in three diﬀerent ways:
1. as the Kelvin mismatch structure: it has force and sense terminals to the drain
and to the source (ﬁgure II.39(a)). While force terminals are used to supply current
or voltage, sense terminals are used to voltage or current measurement. To make it
available, an algorithm of polarization is applied to compensate voltage drops due to
parasitic resistances, which will be detailed later. Hence, the eﬀective drain and source
measures (Deff and Seff ) do not include the parasitic resistances (ﬁgure II.39(b)).
55.
CHAPTER II. TRANSISTOR MISMATCH: THEORY, MODELING AND CHARACTERIZATION
2. as conventional test structure with short access to source and drain terminals:
the Kelvin test structure is used as a conventional one, where only the closest connections
to transistor channel are used (ﬁgure II.40). In this work, this test structure is labelled as












MOS 1 MOS 2
Figure II.40: Schematic layout of Kelvin test structure used as conventional test struc-
ture with short access to source and drain terminals.
3. as conventional test structure with long access to source and drain terminals:
the Kelvin test structure is used as a conventional one, where only the longest paths are
used. Consequently, it is more resistive than that with short access connextions (ﬁgure











access MOS 1 MOS 2
Figure II.41: Schematic layout of Kelvin test structure used as conventional test struc-
ture with long access to source and drain terminals.
II.9.2.a Algorithm of polarization
The following algorithm was developed in order to adjust the transistor biasing on the Kelvin
test structure (ﬁgure II.42).
Nominal gate (VGS) and drain (VDS) voltages are forced, and the eﬀective VGS/VDS volt-
ages are measured by source/drain sense terminals. Then, forced terminals biases (ﬁrst the
gate and then the drain) are adjusted until electrical potential drops caused by external access
resistances (probe contacts and interconnection lines) are compensated, by bringing the eﬀective
gate and drain voltage (VGSeff and VDSeff , respectively) to nominal values. Once these steps



























Figure II.42: Algorithm flow to adjust forced terminals.
The introduction of this algorithm in the characterization ﬂow can increase the measurement
time. However, a maximum of four iterations is needed to achieve the correct VGS values, as




























Figure II.43: Number of iterations to adjust VGS value on four different dice. Initial
VGS voltage differs of 75mV from the nominal one.
In this example, the eﬀective gate-to-source voltage as a function of the number of iterations
for diﬀerent dice is presented. The initial VGS voltage diﬀers of 75mV from the nominal one.
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II.9.2.b Results and discussion
In this section, the threshold voltage, the gain factor and the drain current mismatch are char-
acterized and discussed. Both NMOS and PMOS devices have been measured. Table II.3 shows
the geometries and the corresponding drain voltage of the devices under test.
Table II.3: Transistors geometries for N and PMOS devices.
W (µm) L (µm) tox (A˚) VDD (V )
10 0.15 17 1.1
5 0.15 17 1.1
10 0.27 32 1.8
The geometries with higher W/L ratio have higher current and then, the impact of the
external access resistance is easily noted. Thus, NMOS devices are expected to be more impacted
by external access resistances than PMOS devices, as the current in PMOS devices is lower.
Threshold voltage mismatch Figure II.44 shows V t experimental results of the transistor
pair (MOS1 and MOS2) for the three studied test structures. It points out that V t values are
not the same for long access, short access and Kelvin mismatch structures. This demonstrates
that V t is impacted by external access resistances. The long access structure has the lowest V t
because it has the highest access resistance, thus the highest potential drop. Consequently, the
V t obtained using the standard structure may present a distortion due to access resistances. The
correct value is given with the Kelvin structures, which is higher than the others. For devices
where the W/L ratio are small, Kelvin and short access presents close results.
The V t values of MOS1 are not exactly the same as values obtained on MOS2, indicating
that V t mismatch does exist. Although there is V t shift between the diﬀerent test structures,
it is not sure that it impacts the mismatch.
Therefore, the impact of external access connections on V t mismatch is evaluated.
On ﬁgure II.45, the cumulative distribution of ∆V t variations is shown. Although there is
a V t shift between the test structures, the mismatch of V t is not impacted. It is possible to
notice the three ∆V t curves corresponding to short access, long access and Kelvin structures
are superimposed. Also, the cumulative distribution is centered in zero. The A∆V t mismatch
parameter is shown in ﬁgure II.46 for each test structure. It shows that the V t mismatch are
the same, independently of the test structure. Thus, external access connections have no impact
in V t mismatch.
Consequently, conventional test structures, which have less a more simple design and take
less time to measure compared to Kelvin strucutres, can be used to measure V t mismatch for
this low power 45nm technology node.
Gain factor mismatch The same method used for the threshold voltage can also be used
for the β electrical parameter. The gain factor cumulative distribution has the same behavior as
for the V t for both N and PMOS devices, which means that the β cumulative distribution are
not the same for short access, long access and Kelvin mismatch structures. The long structure
has the lowest β because it has the highest access resistance and then the highest potential drop.
Analyzing ∆β/β mismatch, the same conclusion as V t mismatch could not be made. The
mismatch of ∆β/β is less obvious. Diﬀerent results are obtained when using the short access,








































(a) NMOS W/L = 10/0.15
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(c) NMOS W/L = 5/0.15
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(d) PMOS W/L = 5/0.15
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(e) NMOS W/L = 10/0.27
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(f) PMOS W/L = 10/0.27
Figure II.44: Cumulative distribution of V t for transistor pair (MOS1 and MOS2) for
short and long access and Kelvin structures.
Figure II.48(a)(c) and (e) represent the ∆β/β cumulative distribution for NMOS devices.
For the geometry with the highest W/L ratio (ﬁgure II.48(a)), the short access structure is not
centered on zero. Results obtained on Kelvin test structures do not exhibit good performances
either. The ∆β/β mismatch (A∆β/β) is represented in ﬁgure II.47. It shows that the three
structures present diﬀerent level of mismatch for the geometry with the highest W/L ratio. For
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(f) PMOS W/L = 10/0.27
Figure II.45: Cumulative distribution of ∆V t for short and long access and Kelvin
structures.
the other two geometries, there are no important diﬀerences.
For PMOS devices, the ∆β/β distributions are well centered on zero. Analyzing the values
for ∆β/β mismatch (A∆β/β) represented in ﬁgure II.47, no diﬀerence between short access, long
access and Kelvin structures are observed. These results are not surprising, as PMOS devices
have small drain current. As the weaker is the drain current, smaller is the importance of access
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NMOS - Vt mismatch
W 10µm, L 0.15µm
W 5µm, L 0.15µm
W 10µm, L 0.27µm
W 10µm, L 0.15µm
W 5µm, L 0.15µm
W 10µm, L 0.27µm
Figure II.46: A∆V t mismatch parameter for NMOS (left side) and PMOS (rigth side)
transistors.
resistances in the gain factor parameter.
As seen before, the access resistances have no impact in the V t mismatch. However, no clear
tendency could be pointed out for the ∆β/β mismatch. Then, as the drain current mismatch is
represented by a mismatch in V t and β parameters, the ID mismatch is analyzed hereafter to




























NMOS - β mismatch
W 10µm, L 0.15µm
W 5µm, L 0.15µm



















PMOS - β mismatch
W 10µm, L 0.15µm
W 5µm, L 0.15µm
W 10µm, L 0.27µm
Figure II.47: A∆β/β mismatch parameter for NMOS (left side) and PMOS (rigth side)
transistors.
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(f) PMOS W/L = 10/0.27
Figure II.48: Cumulative distribution of ∆β/β for short and long access and Kelvin
structures.
Drain current mismatch The last parameter which is analyzed is the drain current ID.
Drain current mismatch is a signiﬁcant technological indicator.
The drain current mismatch is then analysed for short access, long access and Kelvin mis-
match test structures. Among the diﬀerent geometries analyzed, the external access resistances
have more eﬀect on the one with higher W/L ratio (10µm/0.15µm). For these reason, only the
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results obtained with this geometry are shown.
Figure II.49 shows the relative mismatch of ∆ID/ID at VDS= 1.1 V. For NMOS transistors,
the more resistive is the access connection to the device, the more drain current mismatch is un-
derestimated when using the conventional test structure. No diﬀerences are observed for PMOS
devices, as this type of transistor has weaker drain current. Hence, for this 45nm technology
node, the diﬀerence among the three test strucutes are insigniﬁcant. Then, the conventional test
structures is adapted for the mismatch study in this technology. However, for high-voltage pur-























































(b) PMOS W/L = 10/0.15
Figure II.49: The ∆ID/ID mismatch as a function of drain current for short and long
access and Kelvin structures.
II.9.3 Discussion of mismatch test strucure using Kelvin method
It has been shown that external access connections do not aﬀect the V t mismatch neither the
relative drain current mismatch for this 45nm technology node, even if the intrinsic extracted
V t has diﬀerent value with standard structures. Consequently, for the mismatch study, the
conventional test structure can be used. The conventional test structure have less complexity
and are faster than Kelvin test structure. In addition, it is convenient to use a faster test
structure as a lot of data is required on mismatch studies.
The mismatch of β for PMOS transistors presented similar results for the conventional short
access, long access and Kelvin test strucutes. On the other hand, the mismatch of β for NMOS
transistors depends on the access layout, introducing uncertainty in its determination for this
technology node.
It is important to keep in mind that devices with high current can be aﬀected by the external
access resistances. The Kelvin mismatch test structure is recommended to be used in these cases.
II.10 Conclusions Chapter I
In this chapter, the main concepts of the MOS transistor mismatch were presented. It was
shown that mismatch is crucial for both analog and digital applications. In the state of the
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art, it was shown that random dopants is the critical source of ﬂuctuations for this technology
node and line edge roughness is indicate to be a major challenge for future technologies. These
two sources of ﬂuctuations will be analyzed in next chapters, paying more attention for random
dopants.
The measurement methodology was presented and the three steps concerning the method-
ology - measurement, data treatment and mismatch analysis - were described. Concerning
electrical parameter extraction, the focus is to analyze electrical parameter diﬀerences and not
the intrinsic value of the parameter. As a lot of data is necessary, a quick method with good
repeatability is required. To this aim, in most part of this work the maximum slope method is
used. Only for some speciﬁc studies the constant current method is used.
Afterwards, the mismatch parameter extraction using the conventional mismatch test struc-
ture for the 45nm STMicroelectronics technology was validated. In order to do so, a mismatch
test structure based on the Kelvin method was introduced. For that technology, the conventional
test strucutre is adapted for the mismatch study. It is important to keep in mind that devices
with high current can be aﬀected by the external access resistances. The Kelvin mismatch test
structure is recommended to be used in these cases.
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Random dopants impact on
mismatch in linear regime for
transistors with pocket implants
In this chapter, random dopants ﬂuctuations are investigated in linear regime. Dop-
ing ﬂuctuations have been shown to be the main physical origins of the mismatch.
In particular, local random doping ﬂuctuations due to pocket implants are ana-
lyzed. The inﬂuence of the pocket implants on mismatch is introduced, followed by
a pocket engineering study focusing on the addition of co-implants near source and
drain regions to reduce the mismatch. In the sequence, a mismatch model valid
from weak to strong inversion regions is presented and discussed.
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POCKET IMPLANTS
III.1 The evolution of mismatch with transistor minia-
turization
In the previous chapter, pocket implants were shown to avoid short channel eﬀects. But, these
pocket implants degrade transistor mismatch, especially for long transistors. In order to un-
derline these eﬀects, experimental results comparing devices with and without pocket-implants
are shown for threshold voltage parameter. Then, it will be shown what are the problems for
transistor with pocket implants. After analyzing transistor mismatch for threshold voltage pa-
rameter, the mismatch for the gain factor parameter is then experimentally shown for the 45nm
technology node.
To quantify the local ﬂuctuations, Pelgrom et al. [Pelgrom 89] introduced a mismatch pa-
rameter AδP . Its estimation is made by a model (equation (II.9)) that uses linear regression,






















Figure III.1: Experimental threshold voltage mismatch.
This methodology was improved by Cathignol et al. [Cathignol 06a] for better accuracy
on the characterization of transistor mismatch. They proposed the replacement of the con-
ventional least squares regression by a weighted least squares regression (ﬁgure III.2). In this





where iAδP is the individually normalized mismatch.







where ngeo is the number of geometries.
The dispersion of AδP can be reduced due to this weighted methodology. Consequently,
better detection of physical eﬀects responsible for mismatch is achievable [Cathignol 06a]. For
these reasons, this methodology is used in this work.
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Figure III.2: Experimental scaling law-normalized mismatch.
For the threshold voltage, another approach can also be derived from equation (II.9). It is
obtained considering the random numbers of channel impurities controlling the depletion charge


















where εox,Si is the oxide/silicon permittivity and Na is the channel doping concentration.
These equation shows that AV t,ch ∝ Na0.25.
Equations (II.9) and (III.4) have physical bases and provides satisfactory accuracy in many
cases. However, these models are not valid for the whole device geometry range [Croon 00]
[Difrenza 03a] [Stolk 98], because one or several hypotheses that these laws relied on [Pelgrom 89]
are no longer valid.
One reason why scaling law is not followed is due to short channel eﬀects. Figure III.3
shows an example of threshold voltage roll-oﬀ due to SCE and the respective eﬀect on threshold
voltage mismatch. As it can be noticed for both NMOS and PMOS transistors, ﬂuctuations
are higher for short transistors. Mismatch issues for short device has been widely observed and
was explained by the global increase of impurities concentration in the channel [Difrenza 00]
[Mc Ginley 04].
To avoid SCE, pocket regions are implanted near drain and source regions. These implants
should lead to an increase of the mismatch, as shown in ﬁgure III.4. In this ﬁgure, the experi-
mental iA∆V t for low power (LP) 65nm MOSFET technology is shown. It should be noticed that
small gate lengths can be modeled by equation (II.9), indeed the level of ﬂuctuations is higher
than in devices without pocket-implants. For gate lengths higher than 0.1µm, the normalized
mismatch increases and Pelgrom’s model is no longer valid. Thus, the increase of ﬂuctuations
is attributed to the pockets implants [Croon 02a] [Mc Ginley 04] [Johnson 08].
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Figure III.4: Experimental mismatch behavior as a function of gate length in 65 nm
pocket architecture on bulk MOSFET technology.
The modeling of mismatch in devices with pocket implants has ﬁrst been conceived based
on the weighted summation of the variances associated to the channel and pocket regions
[Difrenza 00] [Rios 02]. That model allows understanding the increase of ﬂuctuations for short
gate lengths. This model have shown strong limitations in sub 65nm CMOS technologies, where
very high doping level contrast exists between the low doped channel and the heavily doped
pocket regions. It cannot explain the abnormal increase of Vt mismatch observed for relatively
long gate lengths.
In previous ﬁgure (ﬁgure III.4), it should be noted that σ∆V t for short transistors is inversely
proportional to
√
WL. Short transistors with pocket implants also have a uniform channel, as
pocket regions are superimposed (ﬁgure III.5(a)). As pocket regions are heavily-doped, short
devices with pocket implants present heavily-doped channel. Equation (III.4) shows a pro-
portional dependence of the mismatch parameter and the channel doping (AV t,ch ∝ Na0.25).
Asenov [Asenov 99] showed that, for short transistors, this proportionality is stronger, where
AV t,ch ∝ Na0.401. Thus, for uniform devices, transistor with pocket-implants presents more
ﬂuctuations than devices without pocket implants.
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Moreover, only long transistors do not follow the normalized mismatch. For long transis-
tors (ﬁgure III.5(b)), pocket regions become separated. As pocket regions are heavily-doped









(c) Very long transistor
Figure III.5: Schematic of a transistor cross section view for different gate lengths.
Cathignol et al. [Cathignol 08a] [Cathignol 09] explain that the rather long devices present
strong potential barriers at both source and drain regions, giving these barriers a major role in


























Figure III.6: Surface potential in the lateral position along the channel. Stronger poten-
tial barriers are observed for the transistor with pocket implants [Cathignol 09].
These barriers are responsible for Vt ﬂuctuations, independently of the gate length. As the
potential barriers control Vt independently from the L, the Vt mismatch is also independent of
the length and the σ∆V t remains constant with increasing length. Thus, as can be noticed in
ﬁgure III.4, if the mismatch is normalized by the square root of the transistor area (σ∆V t
√
WL),
the iA∆V t increases with increasing length.
As shown in previous ﬁgure (III.6), the higher is the contrast between pocket and channel
doping, the stronger is the potential barriers near source and drain. The σ∆V t depends on doping
concentration (σ∆V t ∝ Na0.25 [Takeuchi 97]). Following ﬁgure (ﬁgure III.7) schematically shows
the eﬀect of diﬀerent pocket and channel doses in the mismatch. For short transistors, more
σ∆V t ﬂuctuations are observed as higher is the level of pocket doping. For long transistors, in
addition to the level of pocket doping, more σ∆V t ﬂuctuations are observed as higher is the
pocket and channel doping contrast.
Pocket implants have also an eﬀect on gate bias for long devices. Figure III.8 shows that
local ﬂuctuations increase as VGS decreases for long transistors.
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Figure III.8: Experimental mismatch behavior as a function of gate bias for short (ho-
mogeneous channel) and long (non-homogeneous channel) transistors.
The increase of ﬂuctuations as a function of gate bias is also explained by the presence of
a non-homogeneous channel [Cathignol 09]. As gate biasing grows, the barrier height decreases
along with the ability to control current ﬂow. This makes a device with pocket implants similar to
a device without pockets (ﬁgure III.9). Thus, these barriers are responsible for local ﬂuctuations.
These eﬀects were also observed by [Hook 10] for a 32nm technology node with high-k metal
gate, which conﬁrms that the eﬀects are related to doping only.
Figure III.10 shows threshold voltage mismatch for a 45nm technology node. For NMOS
transistors, the mismatch increases for gate lengths higher than 0.1µm. However, the mismatch
decreases for very long transistors, getting closer to the ﬂuctuations level obtained if the scaling
law is followed. For very long transistors, the drain and source pocket regions are outspread,
making the channel area much bigger than the pocket area. The channel in this case is quasi-
homogeneous (ﬁgure III.5(c)). Thus, very long transistors are expected to present the same
behavior as a transistor without pocket.
The NMOS transistors present high ﬂuctuations level compared with PMOS devices. In
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Figure III.10: Experimental mismatch behavior in 45nm pocket architecture on bulk
MOSFET technology. The linear dashed line represents the scaling law.
addition, the hump observed on PMOS devices are attenuated. That diﬀerence will be studied
in following sections (§III.3.4).
Figure III.11 shows the relative gain factor mismatch (A∆β/β) for the 45nm technology. As
it can be noticed, A∆β/β also increases for long lengths.
It has been shown that pocket implants have strong inﬂuence on transistor mismatch. A
pocket engineering study is then performed for NMOS transistors with the aim to reduce the
level of ﬂuctuations on NMOS transistors, especially for the long ones.
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Figure III.11: Experimental gain factor mismatch behavior in 45 nm pocket architecture
on bulk MOSFET technology.
III.2 Pocket engineering impact on mismatch
The previous section has analyzed the inﬂuence of pocket-implants on transistor mismatch.
The aim of this section is to investigate ways for reducing the mismatch on NMOS transistors,
especially for long devices. For that, STMicroelectronics engineers have modiﬁed the architecture
of the transistor, implanting an additional pocket and making use of co-implants. These are
combined with various materials.
The transistor architecture used is presented, followed by an explanation about the properties
of co-implants. Finally, the mismatch is analyzed and discussed [Mezzomo 09a].
III.2.1 Architecture of transistor with pocket co-implants
The architecture of transistors with pocket co-implants has double pocket regions. These regions
are denominated as “Pocket 1” for the deeper pocket and “Pocket 2” for the shallower (ﬁgure
III.12).
Pocket 2 is closer to the transistor channel than Pocket 1. Thus, it has more inﬂuence on
the channel, and on the electrical parameters that rely on it, as threshold voltage, gain factor
and drain current.
To reduce the impact of pockets on mismatch performances, ﬁve diﬀerent recipes are used
(table III.1).
The ﬁrst one is doped with BF2 and is taken as the reference. In the others splits, in
addition to BF2, Indium (In) is used as dopant. Other trials are also done adding Carbon (C)
and Nitrogen (N).
In order to understand why these materials have been chosen, co-implant properties are now
introduced.
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θ1 < θ2 ,    θ1 → Pocket 1 ,   θ2 → Pocket 2
Figure III.12: Schematic of transistor cross-view with double pocket regions: Pocket 1
and Pocket 2. The smaller is the applied tilt, the deeper is the pocket region.





BF2 + In + C
BF2 + In + N
BF2 + In + C + N
III.2.1.a Co-implants properties
BF2 implantation: In the case of BF2 implantation, the large amount of Boron diﬀuses in
the region close to the silicon channel surface. This results in the decrease of the drive current due
to the higher channel resistance with a strong reverse short channel eﬀect [Mineji 06]. To solve
these problems, trials have been performed to reduce transistor mismatch. For that, Indium,
Carbon and Nitrogen are (co-)implanted. The element uppon which the current literature has
devoted most of its attention is the Carbon. This is not the case for Indium, as its use is less
commonly documented in current literature.
Indium: The study of Indium as dopant in silicon gained increasing interest due to the shallow
and steep doping proﬁles which can be obtained by implantation because of its heavy mass
of Indium ions [Scalese 03]. Indium has been introduced as a Vt adjust implant on NMOS
transistors in order to better control short channel eﬀects. Its diﬀusion coeﬃcient and activation
rate are lower than Boron, as Indium is a heavier element. Its lower diﬀusion can lead to
retrograde channels type, where the active doping is lower at the surface than in the Silicon.
When implanted, it turns the Silicon amorphous, even at low concentrations (10−13cm−2), as
it is implanted with a tilt of 30◦. Current research points out that Indium might play a role
in the transistor mid-gap and band-gap, but it is diﬃcult to measure. The use of Indium is,
however, problematic because of the very low achievable electrical activation [Jones 98]. The
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poor electrical activation can be improved by Carbon co-implantation [Baron 79] [Jones 81], as
was observed by sheet resistivity and Hall eﬀect measurement by [Boudinov 99] [Gennaro 02]
[Scalese 03].
Carbon: Carbon is also used as co-implant to reduce the diﬀusion of Boron and Phosporus.
Zechner et al. [Zechner 07] developed a model to simulate Boron-Carbon and Phosphorus-
Carbon co-diﬀusion. Carbon atoms act as eﬃcient interstitial traps that delay Phosporus and
Boron diﬀusion. A similar eﬀect is also observed in the case of Si preamorphizing implantation.
When Carbon is present, the diﬀusion of Boron is strongly reduced and no further Boron clus-
tering is observed [Marino 06]. The diﬀusion of Boron is delayed even for the lowest 1015cm−2
implant dose. It is caused by additional Boron deactivation described by [Pawlak 06]. Transistor
variability is also expected to be improved by reducing the diﬀusion of Boron and Phosporus,
and then, reducing random dopants in the channel.
Nitrogen: Nitrogen implant has been used to obtain thinner and more uniform oxides [Dokumaci 01].
Nitrogen co-implants also help to reduce Boron penetration in gate oxides [Liu 97]. This might
be due to the suppression of Boron diﬀusion in poly in the presence of Nitrogen [Nakayama 97].
High amount of Nitrogen in Silicon can adversely aﬀect the carrier mobility in the channel
[Dokumaci 01]. Villanueva et al. [Villanueva 06] have shown that a 15% gain can be achived
on the Ion/Ioff performance trade-oﬀ by adding Nitrogen as co-implant species to standard
BF2 pockets. In the boron-implanted samples, the structural order of the silicon lattice remains
damaged by the high-dose implantation. The high dose of N+C co-implantation in Silicon helps
considerably in this damage recovery [Barbadillo 03].
III.2.2 Experimental results
The mismatch of diﬀerent electrical parameters (threshold voltage, gain factor and drain current)
will be experimentally analyzed for the various splits with co-implants.
III.2.2.a Effect on threshold voltage mismatch
Before analyzing the eﬀect of co-implants on threshold voltage mismatch, the intrinsic Vt is ob-
served. Figure III.13 shows Vt as a function of the gate length. Comparing with the reference,
there are no diﬀerence for long lengths. However, at short lengths, there is an important diﬀer-
ence of ∼100mV. In this case, the Vt behavior of the splits with Indium are almost ﬂat, while
the reference presents reverse short channel eﬀect (RSCE)1. These results show that pockets
with co-implants are more eﬃcient, with a better control of short channel eﬀects.
Considering all the transistor lengths, an improvement of matching using Indium is clearly
observed, as shown in ﬁgure III.14.
When Indium is included, A∆V t is reduced to 4.0mV.µm. If Indium is combined with another
material, “BF2 + In + C ′′, “BF2 + In + N ′′ or “BF2 + In + C + N ′′, similar A∆V t is found
and A∆V t value is reduced considerably (∼ 3.5mV.µm). These splits diﬀer almost 1.0mV.µm
(∼ 22%) from the reference (A∆V t,ref ≃ 4.4mV.µm).
The A∆V t mismatch is analyzed for diﬀerent length ranges: for devices shorter than 0.1µm
and for those longer than 0.1µm. Considering only the short transistors, an important diﬀerence
1RSCE: at short channel lengths the halo doping of the source overlaps that of the drain, increasing
the average channel doping concentration, and thus increasing the threshold voltage.
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Figure III.14: Theshold voltage mismatch as a function of the gate length for the splits
under discussion. (a) A∆V t values considering all geometries (left), short transistors
(middle) and long transistors (right) and (b) the individual A∆V t.
in the mismatch is observed. By simply doping only with Indium, A∆V t falls to 3.5mV.µm. If
other materials are included, this value falls down to 3.0mV.µm while reference has A∆V t value
equal to 4.0mV.µm. Surprisingly, for big lengths, A∆V t is extremely reduced on the split with
Indium. The diﬀerence between the reference and the splits is more than 2.0mV.µm (∼ 34%).
“BF2+ In” has the highest value in comparison with the other co-implants. It is also important
to remark that A∆V t of the reference increases by 2.0mV.µm from short to long transistors. For
splits with Indium, this diﬀerence is reduced to 1.0mV.µm. Figure III.14(b) shows that with the
introduction of co-implants, iA∆V t presents a ﬂat behavior. This means that the σ∆V t of these
architectures are proportional to 1/
√
WL. The impact of pocket on threshold voltage mismatch
is thus strongly reduced.
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III.2.2.b Effect on gain factor mismatch





















































































Figure III.15: Relative gain factor mismatch as a function of the gate length for the
co-implant splits. (a) A∆β/β values considering all geometries (left), short transistors
(middle) and long transistors (right) and (b) the individual A∆β/β.
The splits “BF2 + In” and “BF2 + In+C” have A∆β/β slightly smaller than the reference.
However, when Nitrogen is added, the ∆β/β mismatch is slightly increased. The same behavior
is observed for short transistors. However, for long transistors, there is a considerable diﬀerence.
Reference goes from 0.8 to 1.2%.µm, while in devices with Indium it goes from 0.7 to 0.8%.µm.
III.2.2.c Effect on drain current mismatch
Fluctuations in drain current have been analyzed for the reference and “BF2 + In+ C” (ﬁgure
III.16). For short transistors, there are almost 0.3%.µm of A∆ID/ID diﬀerence between the splits.
These diﬀerences may be due to threshold voltage diﬀerences. If Vt decreases, drain current
also decreases, as shown in equation (II.6).
To verify if ∆ID/ID mismatch diﬀerences come from Vt diﬀerences, the model proposed by













ρ(∆V t,∆β/β)σ∆V tσ∆β/β (III.5)
where ρ(∆V t,∆β/β) is the Vt and β correlation term. The parameters were all experimen-
tally obtained.
First, only the term (gm/ID)2σ2∆V t in previous equation has been considered, hence, the
drain-current mismatch depends only on Vt ﬂuctuations (ﬁgure III.17(a)). Then, the complete
model is used, including the gain factor and the correlation term (ﬁgure III.17(b)).
The reference and “BF2 + In + C ′′ diﬀerences are larger when considering only Vt ﬂuctu-
ations. These discrepancies are reduced when β mismatch is considered, but diﬀerences still
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Figure III.17: Modeled drain current mismatch for the reference and “BF2 + In + C
′′
split considering (a) only Vt fluctuations and (b) Vt + β fluctuations.
remain between the splits. These leads to the conclusion that the diﬀerences observed in the
experimental drain-current ﬂuctuations are explained by threshold voltage and gain factor ﬂuc-
tuations.
To investigate if the diﬀerences between the splits on drain-current mismatch is really due
to the co-implanted materials’ properties or to the Vt diﬀerences, the A∆ID/ID is experimentally
investigated at VGS − V t (ﬁgure III.18).
Comparing the drain-current mismatch at VGS = V t, diﬀerences are still observed between
reference and co-implanted splits. These validate that an improvement of mismatch is obtained
with co-implants introduction. A possible explanation for that is the presence of random dopants
in the channel, which is analyzed in following section.
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Figure III.18: Drain-current fluctuations as a function of VGS − V t for the reference
and BF2 + In + C split.
III.2.3 Discussion of random dopant fluctuations on splits with
co-implants
To verify and understand why devices with Indium have less mismatch, a comparison of random
dopant eﬀects between experimental results and the theory are performed. Indeed, random
dopants are known as the major source of ﬂuctuations for 45nm technology node [Cathignol 08c].
This technology present pocket-implanted regions. As pocket regions are in the active area,
an hypothesis is made: during pocket doping process some impurities diﬀuse into the channel.
These random dopant ﬂuctuations due to pocket implants could have strong impact in transistor
mismatch. With the introduction of co-implants, the diﬀusion of the dopants in the channel
may be reduced.
As ﬂuctuations are well-controlled for short transistors, and these have uniform channels,
only short transistors have been analyzed to observe the impact of random dopant ﬂuctuations
on mismatch for the diﬀerent splits.
To compare the experimental results with the theory, dopants proﬁles are extracted by
Synopsys TCAD for the devices presented in table III.2. Since at small geometries the channel
is considered uniform, a cut on the ﬁrst dimension is done (ﬁgure III.19).
Table III.2: Split sheet.






BF2 + In + C -
Once net doping concentration is extracted (ﬁgure III.20(a)), the A∆V t has been modeled
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1D-Cut
0
Figure III.19: Cross section view of a transistor provided by TCAD showing a cut in
the first dimension (1D-cut).



















































Figure III.20: (a)Net doping concentration for L=40nm obtained from TCAD and (b)
the A∆V t comparison between modeled and experimental results.
The comparison of modeled and experimental results is represented in ﬁgure III.20(b). Dif-
ferences can be observed between modeled and experimental results. The A∆V t is calculated
considering only random dopant ﬂuctuations. The remaining diﬀerences should be due to other
sources of ﬂuctuations, such as polysilicon granularity, LER, etc. Thus, it is not surprising
that modeled results underestimate the experimental ones. However, the reference split has the
greatest diﬀerence between modeled and experimental results, which may be induced by the
applied model or other unknown properties of the co-implants.
In ﬁgure III.20(a) can be noticed that the reference has the highest doping concentration,
diﬀering 33% from implants with Indium and medium dose/energy variation. The A∆V t of
the reference is also higher, which is consistent with the doping level. The reduction of the
doping level can be explained by co-implant properties. Therefore, the mismatch performances
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improvement for splits with Indium are in part explained by the lower doping level in the channel.
It has been shown that pocket implants have strong inﬂuence on transistor mismatch. Indeed,
the 45nm technology node present a diﬀerent behavior compared to previous technologies. A
new physical model is thus necessary to understand this mismatch behavior.
III.3 Pocket model for 45nm technology node
In order to understand and model the Vt mismatch behavior, it is necessary to ﬁrst review the
existing models for the devices with pocket implants.
Some of the models currently available in the literature are empirical [Zhou 00] [Miura-Mattausch 01].
In addition to those, Ueno et al. [Ueno 02] developed a complex Vt model, where the basic idea
is to introduce an average carrier concentration to determine Vt. This model has ﬁve additional
parameters: the maximum doping concentration of the pocket proﬁle, the penetration length
into the channel, and three enhanced short-channel parameters. The sheet carrier concentration
is calculated for any Vg, but high accuracy is restricted to the region around threshold condition,
which is a drawback for this work, aiming at having a valid model for all gate bias conditions.
Cao et al. [Cao 99] reported that pocket implants bring abnormally large drain-induced
threshold voltage shifts and low output resistances to long channel devices. They proposed the
ﬁrst physical model of these eﬀects. The additional barrier near the drain creates more DIBL
and less output resistances, which are a serious concern for analog design along with matching
performance.
A three-transistor model has been proposed by Rios et al. [Rios 02]. Being a physically
compact model, it allows accurate Vt ﬁts for any channel length. It can be approximated by
considering a device composed of three transistors in series, with a low threshold voltage center
device bounded by two higher threshold voltage devices, corresponding, respectively, to the
channel and pocket regions. The pocket-implant has an impact in the weak inversion since the
device turn-on characteristics are limited by the available carriers in the higher Vt halo region.
With strong halo processes, the proposed model is assumed to be in strong-inversion regime.
A compact model form was developed by [Johnson 08] for improved representation of random
dopant ﬂuctuation transitor mismatch. This model considers two sources of variations: one due
to well doping and the other one due to halo doping. But this model introduce three parameters
wich are found by optimization.
A physical approach was proposed by [Cathignol 08a] [Cathignol 09], which provides an
adapted model describing the drain current mismatch as Vt ﬂuctuations through any Vg bias
and for long devices. One of the limitations of this model is that it leads to an indeﬁnitely
increase of iA∆V t with L. This does not correspond to the behavior observed today, as discussed
previously on ﬁgure III.10. Another limitation is that it gives only a qualitative representation
of the mismatch.
In this context, a new physical mismatch model is proposed here, aiming at solving these
issues [Mezzomo 10]. A qualitative representation is obtained and the mismatch behavior is
analyzed for diﬀerent transistor gate lengths and also for diﬀerent gate biasing conditions. An
accurate characterization of the parameters used in the model is also performed. The validation
of the new mismatch model is done by comparing it with the experimental results, for NMOS
and PMOS devices.
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III.3.1 Mismatch Model
The proposed physical mismatch model provides both qualitative and quantitative mismatch
representation for all the gate lengths. It is also valid for any gate biasing. It is based on the
three-transistor series approach to include local Vt ﬂuctuations. One transistor emulates the
channel region (ch), whereas the two others account for the source and drain pockets (pk) (ﬁgure


























Figure III.21: Three-transistor model.
For the sake of analytical derivation, the inversion charge (Qi) is an approximate version of
the one in [Ghibaudo 97] valid from weak to strong inversion. Qi is given by equations (III.7)






















– Cox is the oxide capacitance,
– n is the sub-threshold slope parameter,
– kT/q is the thermal voltage at 300K,
– VGS is the gate voltage,
– V tpk corresponds to the threshold voltage for a transistor whose channel is homogeneous
and highly doped (Napk) and
– V tch is the threshold voltage considering only the channel doping (Nach).



















where W is the gate width, Lch is the channel length, Lpk is the pocket length and µ is the
mobility. Thus, the total resistance (Rtot) is obtained, which consists in the sum of the channel
and the pocket resistances (equation (III.11)).
Rtot(VGS) = Rch(VGS) + 2Rpk(VGS) (III.11)






The variation in the total resistance due to the Vt ﬂuctuations in each region can be obtained
from equation (III.13).
δRtot = δRch + 2δRpk =
∂Rch
∂Vt
dV tch + 2
∂Rpk
∂Vt
dV tpk = − ∂Rch
∂VGS
dV tch − 2 ∂Rpk
∂VGS
dV tpk (III.13)
Since the ﬂuctuations of each transistor are statistically independent, the variance of the








































The associated Pelgrom′s parameter for the whole transistor can then be deduced from
equation (III.17) by multiplying by the square root of the total transistor surface,
A∆V tcc(VGS) = σ∆V tcc(VGS)
√



















The proposed model will be qualitatively analyzed, followed by a comparison with the ex-
perimental results. Finally, the inﬂuence of the physical parameters of the model on the Vt
mismatch is explored.
2This method is described in §II.6.2.a
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III.3.2 Qualitative results
In this section, the qualitative mismatch behavior resulting from the proposed model will be
studied for NMOS transistors. The mismatch behavior is ﬁrst analyzed in terms of gate length,
then of gate bias conditions, followed by a study of their simultaneous variations.
The parameter values are represented in table III.3 and are explained in depth in the section
§III.3.3.
Table III.3: Parameters characterized with the corresponding method applied and the
respective values.
Parameter Method Value Unit
µ0 C-V 370 cm
2/Vs
Tox C-V 1.7 nm
n Empiric 1.45
Lpk TCAD 20 nm
Nach TCAD 7.2E+17 cm
−3
Napk TCAD 3.0E+18 cm
−3
V tch Extrapolation 0.35 V
V tpk Extrapolation 0.51 V
A∆V tch [Takeuchi 97] 1.01 mV.µm
A∆V tpk [Asenov 99] 2.02 mV.µm
III.3.2.a Gate length analysis
The proposed model is ﬁrst analyzed for the case of a transistor without pocket implants. For
that, the pocket regions have the same doping concentration as the channel region. Hence, Napk
= Nach, V tpk = V tch and Apk = Ach. The three transistors used in the model are then similar.
The modeled normalized mismatch as a function of the gate length follows the scaling law, which
conﬁrms the results shown in the introduction of this chapter.
Considering a device with pocket implants, ﬁgure III.22 presents the iA∆V tcc(V g) (left axis)
and the 2Rpk/Rtot resistance relation (right axis) evolution with the gate length for a ﬁxed
VGS = 0.4V .
It is possible to remark that for L<0.1µm, 2Rpk/Rtot = 1, i. e., the Rtot tends to 2Rpk. In-
deed, for L<0.1µm, the pockets are superimposed meaning that they control the total resistance
of the transistor. Consequently, the iA∆V tcc(V g) is equal to pocket stochastic mismatch value
Apk for L=Lmin=2Lpk=40nm.
As the gate length increases, the iA∆V tcc(V g) parameter has a similar pattern at ﬁrst, but
then decreases, tending to the channel stochastic mismatch value Ach. As L increases, Rpk re-
mains constant, while the relation 2Rpk/Rtot decreases. Indeed, for relatively long transistors,
L>0.1µm, the pockets separate themselves from each other, creating a non-homogeneous chan-
nel (pockets doping area + channel doping area), but the weight of pocket resistances are still
dominant and the σ∆V tcc keeps constant, making the iA∆V tcc(V g) increases. The iA∆V tcc(V g)
decreases when the weight of channel resistance becomes more signiﬁcant. The length corre-
sponding to iA∆V tcc(V g) when it reaches the highest value is called the critical length (Lcritical).
It will be modeled further in this manuscript (section §III.3.2.c).
Finally, 2Rpk/Rtot ratio tends to zero for a big L, i.e., the Rtot is much bigger than 2Rpk,
then, the Rch becomes dominant and the Rtot tends to the Rch value. In this case, the source
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Figure III.22: The iA∆V tcc(VGS) mismatch model and the 2Rpk/Rtot resistance relation
for different gate lengths with a VGS = 0.4V .
and drain pockets are outspread, making the channel area much bigger than the pocket area.
Here, as the channel area has weak doping, the iA∆V tcc(V g) decreases, tending to the channel
mismatch plateau Ach. It is important to note that the mismatch parameter reaches the Ach
plateau for transistor gate lengths which are too long for being observed in 45nm technology
test structures (L<100µm).
The Apk and the Ach plateau limits can be recovered with equations (III.15) - (III.18), as














W (Lch + 2Lpk)
)
= Ach (III.21)
III.3.2.b Gate bias analysis
The next analysis mode for the proposed model is the threshold voltage ﬂuctuations as a function
of the gate bias.
The model is applied for a device without pocket implants (ﬁgure III.23(dotted line)). For
that, pocket and channel regions are considered to have the same doping concentration. In this
case, the iA∆V tcc mismatch model is constant along gate bias.
The mismatch is also plotted for devices with pocket implants, considering diﬀerent gate
lengths. Although the shortest transistor (L=0.05µm) has pocket-implants, it is VGS-independent,
as a device without pockets, due its homogeneous channel. The ﬂuctuations for medium lengths
are strongly increased for weak VGS values. For very long transistors, the VGS dependence
is atenuated. To explain these behaviors, the ﬂuctuations in a non-homogeneous device are
analyzed.
Considering a device with pocket implants, ﬁgure III.24 shows the modeled iA∆V tcc for
diﬀerent VGS values and for a ﬁxed gate length L=1µm.
In this ﬁgure is also represented the trend of the relation between the pocket resistance
Rpk (equation (III.9)) and the total resistance Rtot (equation (III.11)). The iA∆V tcc decreases
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Figure III.23: The iA∆V tcc mismatch model for different gate bias on NMOS transistor
for a device without pocket implants and various devices with pocket-implants, representing



























Figure III.24: The iA∆V tcc mismatch model and the 2Rpk/Rtot resistance relation for
different gate bias (L = 1 µm).
when VGS increases in agreement with the results previously obtained by [Cathignol 09]. The
iA∆V tcc(VGS) behavior can be explained by the 2Rpk/Rtot ratio. For small VGS conditions, the
2Rpk/Rtot ratio tends to 1, because the pocket resistance Rpk becomes predominant. For high
VGS bias, the channel resistance Rch increases, decreasing the value of 2Rpk/Rtot. Thus, the
mismatch behavior becomes similar to that of a device without pocket implants.
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III.3.2.c Analysis of gate bias and length simultaneous variation
The stochastic mismatch for diﬀerent gate lengths and for diﬀerent VGS bias conditions can be


























Figure III.25: The iA∆V tcc mismatch for different gate lengths and different gate bias
conditions. Apk and Ach were obtained for VGS = V t.
The model starts at Apk plateau and tends to Ach plateau, as explained before. As L
increases, the iA∆V tcc curves spread according to VGS . This happens when the 2Rpk/Rtot ratio
is around 0.5, thus, the iA∆V tcc is VGS dependent. For very long transistors, the iA∆V tcc curves
converge to the same value. The convergence is not represented as it is reached for transistors
which are too long for being observed in 45nm technology. In this case, the total resistance is
related only to Rch, which leads to an iA∆V tcc(V g) that tends to be equal to Ach (equation
III.21), and not VGS dependent. For L<0.1µm, the total resistance is related only to 2Rpk. The
iA∆V tcc tends to be equal to Apk (equation III.20), which is also VGS independent.
The critical gate length (Lcritical) is diﬀerent for each VGS bias condition (ﬁgure III.26), i.
e., the mismatch worst case corresponds to diﬀerent gate lengths.
Lcritical is an important parameter for designers and it can be expressed as the gate length
corresponding to the maximum of A∆V tcc(V g) (equation (III.22)).
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Figure III.26: Lcritical for different gate bias extracted numerically.

























These equations demonstrate that if Lpk increases, the critical length also increases (equation
III.26). Moreover, Lcritical depends on the doping concentration of the channel and the pockets
zones (equation III.27) through the respective threshold voltages.
Figure III.27 shows Lcritical as a function of the gate bias for three cases: numerically result
(obtained directly from ﬁgure III.25), analytical model (equation (III.23)), and the simpliﬁed
analytical model (equation (III.27)).
The analytical model and the numerical Lcritical are superimposed. The simpliﬁed and
analytical model diﬀer only for very high gate bias. Thus, for gate bias around threshold
voltages, the simpliﬁed analytical model is adapted to represent the Lcritical.
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Figure III.27: Lcritical for different gate bias.
III.3.3 Quantitative results
In order to validate the proposed model it will be compared to experimental data. The param-
eters used in the model are characterized in section §III.3.3.a. Its results will be compared to
the data of NMOS in section §III.3.3.b and PMOS in section §III.3.3.c.
III.3.3.a Parameter characterization
To compare the mismatch model with the experimental results, the following parameters are
necessary to calibrate the model (ﬁgure III.28): pocket gate length (Lpk), oxide capacitance
(Cox), mobility (µ0), pocket doping concentration (Napk), channel doping concentration (Nach),
pocket threshold voltage (V tpk), channel threshold voltage (V tch), pocket stochastic mismatch
(σV tpk), channel stochastic mismatch (σV tch), pocket mismatch parameter (A∆V tpk) and channel
mismatch parameter (A∆V tch). These last four parameters depend on Vt, which depends on Na.
µ: mobility
Tox: oxide thickness
Na: doping concentration(channel, pocket)
Lpk: pocket length
Vt: Threshold voltage(channel, pocket)
σ∆Vt: Stochastic mismatch(channel, pocket)





Figure III.28: Physical parameters used for the mismatch model calibration.
The method used for extracting each parameter and its value are given in table III.4.
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Table III.4: Parameters characterized with the corresponding method applied and the
respective values.
Parameter Method Value Unit
µ0 C-V 370 cm
2/Vs
Tox C-V 1.7 nm
Lpk TCAD 20 nm
n Empiric 1.45
TCAD
V tch Extrapolation 0.35 V
V tpk Extrapolation 0.51 V
Nach TCAD 7.2E+17 cm
−3
Napk TCAD 3.0E+18 cm
−3
A∆V tch [Takeuchi 97] 1.01 mV.µm
A∆V tpk[T ] [Takeuchi 97] 1.57 mV.µm
A∆V tpk[A] [Asenov 99] 2.02 mV.µm
Body factor (γ )
V tch Body factor (γ ) 0.38 V
V tpk Body factor (γ ) 0.54 V
Nach Body factor (γ ) 1.5E+18 cm
−3
Napk Body factor (γ ) 2.8E+18 cm
−3
A∆V tch [Takeuchi 97] 1.35 mV.µm
A∆V tpk[T ] [Takeuchi 97] 1.58 mV.µm
A∆V tpk[A] [Asenov 99] 1.91 mV.µm
The oxide thickness (Tox) is give by equation (III.28), where εox is the permittivity of silicon
dioxide, equals to 4× 8.84× 10−14F/cm, and Cox the oxide capacitance. The oxide capacitance






To obtain the length of pocket regions, Technology Computer Aided Design (TCAD) has
been used. It has been calibrated for the same split used for the electrical measurements. A
lateral proﬁle of the dopant concentration along the transistor length is obtained (ﬁgure III.29).
In this ﬁgure, it is possible to notice the diﬀerence of the doping concentration of channel,
pockets, drain and source regions.
One of the major diﬃculties during the characterization step is the extraction of the doping
concentration. In order to do so, two diﬀerent methods have been applied: TCAD doping proﬁles
and body factor (γ) .
The doping proﬁle is obtained for a very long and a short transistor using TCAD, as both
have quite-homogeneous channel. For that, a 1-D cut has been made and the Nach and the
Napk are obtained (ﬁgure III.30).






Doping concentration is then obtained by the weighted average of Na, integrating the dopant
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Net doping – long transistor
(c) Long transistor
Figure III.30: Dopant profiles provided by TCAD using (a)1D-cut for (b) short and
(c)long transistors.












Channel and pocket doping concentration are also obtained by the body factor method,
using equation (II.5).
Channel and pocket threshold voltage are extracted by extrapolation (showed in ﬁrst chapter
§ II.6.1) and body factor (γ), using equation (II.4), with similar results. Threshold voltage
extracted by the extrapolation method is used to calibrate the proposed mismatch pocket model.
In order to calculate the mismatch parameter (A∆V tch and A∆V tpk), two models have been
used: the one proposed by [Takeuchi 97], where the mismatch is Na0.25 dependent (equation
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(III.31) 3) and the one proposed by [Asenov 99], where, for small geometries (smaller than



















The value obtained by body factor method is more signiﬁcant for the channel doping con-
centration (Nach). Consequently, the A∆V tch has higher value. Thus, it has been ruled out and
the comparison is done only using the results provided by TCAD method.
The A∆V tcc(V g) calculated before is associated with the random doping as a source of
ﬂuctuations. Even if this is a major contribution in modern technological nodes, other sources
of ﬂuctuations, mainly polysilicon granularity and line edge roughness, are present as well.






For this, the mismatch due to other contributions (A2other contributions) is obtained through
the diﬀerence between the square mismatch of the experimental results and the square mismatch
related to the doping. In addition to the known sources of ﬂuctuations (line edge roughness, poly
gate granularity) there may be additional unknown sources. Then, in order to avoid making any
hypothesis about the scaling, the general case is used, where the mismatch follows the scaling
law.
The A∆V tcc(V g) was calculated for L<0.1µm as the mismatch extraction is well-controlled
for these lengths. Thus, the modeled A∆V tcc(V g) now includes all sources of ﬂuctuations
and is ready to be compared to the experimental results. The Atotal , the Adoping and the
Aother contributions are represented in ﬁgure III.31. It can be noticed that for the minimal gate
length, the contribution of the doping ﬂuctuations is lower than the contribution of other ﬂuc-
tuation sources.
This result is slightly surprising since random discrete dopants are the major contribution for
this 45nm MOSFET, as shown by the atomistic simulations, calibrated on this 45nm technology,
performed by [Cathignol 08b]. Despite its high value, the eﬀect of these contributions is still far
lower than the long devices pocket induced eﬀect that is discussed in this chapter. Therefore, it
does not aﬀect the validity of this study.
III.3.3.b Experimental results for NMOS transistors
Before comparing the model and the experimental mismatch results, the ID−VGS characteristic
must be checked. Figure III.32 shows the modeled and the experimental ID − VGS after model
parameter adjustment.
Figure III.33 shows the mismatch results for several gate lengths and several VGS bias con-
ditions.
It shows the onset of the hump and the Apk and the Ach plateau tendencies for both model
and experimental results. The experimental Lcritical seems to be smaller than that in the model.
This slight diﬀerence can be explained by some of the hypothesis made in this work. The
3This equation was presented in previous section §III.2, equation (III.6). For a better clearance of the
text, that same equation has been copied here.
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Figure III.31: Matching for different sources of fluctuation: the dashed line represents
the dopant fluctuations, the dotted line represents other sources of fluctuations and the
entire line is the total mismatch.
















Figure III.32: ID − VGS comparison between the model and the experimental results for
L=1µm.
proposed model is based on the three-transistor series approach. Therefore, the transition from
heavily-doped (pocket) to weakly-doped (channel) region is abrupt, while in the reality it is
smooth. Thus, some of the parameters used to estimate the Lcritical, as the Lpk, can have a
non-exact value. Nevertheless, to experimentally determine which is the critical length, more
measurements with diﬀerent transistor geometries would be needed.
Figure III.33 also shows some disagreement between the model and the theory, where the
model underestimates the experimental results for long transistors. One of the reasons for
these diﬀerences is because the methods used to characterize the physical parameters, such as
mobility, are quite complex for this technology node. Then, since a simpliﬁed model is used, the
results can be slightly diﬀerent from reality. Also, the Aother contributions is considered scaled in
surface, to avoid making hypothesis about the scaling of these sources of ﬂuctuations. Although
the mismatch for long transistors is not perfect, the model follows the mismatch experimental
behavior for diﬀerent VGS : the curves are superimposed for small gate lengths and as gate length
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Figure III.33: Matching comparison between the new physical mismatch model and the
experimental results.
increases, they spread away from each other.
NMOS transistors have been the focus of this study as they have strong mismatch, especially
for long transistors. But PMOS transistors have also been modelled. In the next section, the
pocket model is then applied for PMOS transistors. Following, the inﬂuence of the physical
parameters on the mismatch for NMOS and PMOS devices are discussed.
III.3.3.c Pocket model for PMOS transistors
The proposed model is now applied for PMOS transistors. The value of each parameter and its
associated method are summarized in table III.5.
Table III.5: Parameters characterized with the corresponding method applied and the
respective values for PMOS transistors.
Parameter Method Value Unit
µ0 C-V 70 cm
2/Vs
Tox C-V 1.7 nm
Lpk TCAD 20 nm
n Empiric -1.45
V tch Extrapolation -0.43 V
V tpk Extrapolation -0.50 V
Nach TCAD 2.8E+17 cm
−3
Napk TCAD 1.5E+18 cm
−3
A∆V tch [Takeuchi 97] 0.7 mV.µm
A∆V tpk [Takeuchi 97] 1.68 mV.µm
A∆V tpk [Asenov 99] 1.47 mV.µm
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The ID−VGS characteristics for a PMOS transistor with gate lenght equals to 1µm is shown
in ﬁgure III.34, where experimental and modeled results are represented. As can be seen, the
model ﬁts experimental results.












Figure III.34: ID − VGS comparison between modeled and experimental results for
L=1µm.
A comparison between the new physical mismatch model and experimental results for VGS =
V t is shown in ﬁgure III.35. It can be noticed that the proposed model is also adapted for
PMOS transistors. It should be highlighted that N and PMOS devices present diﬀerent level of
mismatch. The level of mismatch is smaller for PMOS transistors. Moreover, the hump observed
for long pMOSFET is also attenuated.


















Figure III.35: Matching comparison between the new physical mismatch model and the
experimental results for VGS = V t on PMOS transistor.
To understand why NMOS and PMOS have diﬀerent levels of ﬂuctuations, a discussion
about the inﬂuence of physical parameters on mismatch will be performed in the next section.
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III.3.4 The influence of physical parameters on mismatch for
NMOS and PMOS devices
A mismatch model have been proposed in previous section. It is valid from weak to strong
inversion region, for both N and PMOS devices. Another application of this model is the
possibility to analyze the inﬂuence of each physical parameter on the mismatch.
A physical parameter of interest is the dopant concentration (Na). In the case of transistors
with pockets, where pocket and channel regions present diﬀerent dopant concentration, the
presence of a non-homogeneous channel has a direct impact on the mismatch. Indeed, both
mismatch parameter AV t and threshold voltage Vt are a function of Na. In addition, Na is not
the only factor which can inﬂuence the Vt and the AV t.
The objective of this section is to decorrelate the impact of Vt and AV t parameters on
mismatch. In this 45nm technology, both Vt and AV t depends on Na. However, the Vt and AV t
correlation may not happen in other technologies. For example, for technologies with high-k
metal gates, the edge roughness ﬂuctuations may impact the Vt but not the AV t. For these
reasons Vt and AV t are analyzed independently of the Na variations.
The proposed model is then used to analyze the inﬂuence on the mismatch of each one of
these physical parameters: Na, Vt and AV t. Diﬀerent conditions for Na, Vt and AV t parameters
are applied III.6. First the impact of the Vt and the AV t are analyzed separately. This provides
the analysis of each parameter independently from the variation in the dopant concentration.
Then, Na will be subject to diﬀerent conditions, which imply in Vt and AV t variations.
Table III.6: Conditions to analyze the impact of different parameters on mismatch. In
first and second case, Vt and AV t are varied independently of the Na, even this does not
correspond to the real case in 45nm technology. In third case, the real characteristic of
the transistors are considered, where a variation in Na implies in Vt and AV t variations.
Case Na V t AV t
First case (-) Fixed Varied
Second case (-) Varied Fixed
Third case Varied V t(Na) AV t(Na)
Thus, it will be possible to verify if the dopants have the major inﬂuence on the mismatch.
First case: the AV t varies for fixed Vt values. Threshold voltages is ﬁxed for channel
and pocket regions considering V tpk = 0.5V and V tch = 0.35V . First, Apk is varied for a ﬁxed
Ach = 1 mV.µm (ﬁgure III.36 (a)). Then, Ach is varied for a ﬁxed Apk = 5 mV.µm (ﬁgure III.36
(b)).
In both cases the Lcritical does not change. These results agree with equation (III.26), which
shows that this parameter does not depend on Ach or Apk for VGS around Vt value. For a ﬁxed
Ach, the maximum value of the total mismatch (A∆V t(V g)max) increases linearly with Apk. It
is interesting to notice the case when Apk = Ach = 1 mV.µm. In that case, the A∆V t(V g)max is
higher than 1 mV.µm. This happens because V tpk and V tch have diﬀerent values. For a ﬁxed
Apk, the A∆V t(V g)max remains constant with the increase of Ach, as Apk is predominant. Thus,
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Figure III.36: The maximum value of the total mismatch (A∆V t(V g)max) and the critical
length (Lcritical) numerically obtained for (a) variations in Apk and (b) variations in Ach.




























Figure III.37: Variations of the fluctuations level for (a) variations in Apk and (b)
variations in Ach.
Second case: the Vt is varied for fixed AV t values. Mismatch parameter values are
ﬁxed for channel and pocket regions considering Apk = 1 mV.µm and Ach = 1 mV.µm. First,
V tpk is varied from 0.35V to 0.6V for a ﬁxed V tch = 0.3V (ﬁgure III.38(a)). Then, V tch is varied
from 0.2V to 0.45V for a ﬁxed V tpk = 0.5V (ﬁgure III.38(b)).
As the diﬀerence between V tch and V tpk increases, A∆V t(V g)max and Lcritical increase ex-
ponentially. This leads to the conclusion that a variation in the threshold voltage changes the
ﬂuctuations level and the critical length, as ilustrated in ﬁgure (III.39).
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Figure III.38: The maximum value of the total mismatch (A∆V t(V g)max) and the critical





























Figure III.39: Schematic of the critical length and the variations in the fluctuations
level for (a) variations in V tpk and (b) variations in V tch.
Third case: the Na varies. In this case, Vt and AV t depends on Na accordingly to the
usual dependence in 45nm technology. First, Nach is ﬁxed (Nach = 5E + 17cm−3) and Napk
varies from 8E+17cm−3 to 4E+18cm−3. Then, the Napk is ﬁxed (Napk = 4E+18cm−3) and
the Nach varies from 5E + 17cm−3 to 3E + 18cm−3. In both cases, the A∆V t(V g)max and the
Lcritical change with an increase in Na.
In ﬁgure III.40 and III.41 a comparison is made between the previous results, where the
parameters vary independently (called here Pind), and the new results, where the parameter Na
varies (Vt and AV t are a function of Na).
Figure III.40(a) and (b) show important disagreements between theApk,ch,ind and theApk,ch(Na).
An important increase of A∆V t(V g)max and also of Lcritical is observed. These disagreements lead
to the conclusion that, in addition to the Apk,ch, other parameters are strongly varied when there
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Figure III.40: The maximum value of the total mismatch (A∆V t(V g)max) and the critical
length (Lcritical) comparison between previous results (Pind) and the case where Na is varied
as a function of (a) Apk and (b)Ach.
Figure III.41(c) and (d) showsA∆V t(V g)max and the Lcritical variations in function of V tpk and
V tch. Comparing the inﬂuences of V tpk,ch(Na) and V tpk,ch,ind in A∆V t(V g)max and in Lcritical




























































































Figure III.41: The maximum value of the total mismatch (A∆V t(V g)max) and the critical
length (Lcritical) comparison between previous results (Pind) and the case where Na is varied
as a function of (a)V tpk and (b) V tch
Thus, a variation in the Na provokes variations in the Vt and AV t parameters. But Vt and
AV t parameters are not limited to the Na variations. Also, it was shown, as summarized in table
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III.7, that a diﬀerence between V tpk and V tch has an important inﬂuence in A∆V t(V g)max and
Lcritical. This inﬂuence can be explained by the exponentially dependent Vt on A∆V t(V g), as
observed in equation (III.7) and (III.27). A∆V t(V g)max and Lcritical change exponentially with a
variation with V tpk and V tch (equation (III.34)), while AV t changes linearly (equations (III.35)
and (III.36)). Thus, a diﬀerence in Vt has more impact in mismatch than a diﬀerence in the
AV t. Hence, a diﬀerence between V tpk and V tch has more inﬂuence in the A∆V t(V g)max than a
diﬀerence in other parameters, as Apk and Ach.
A ∼ eV g−V t(Na) (III.34)
A ∼ Ach(Na0.25) (III.35)
A ∼ Apk(Na0.4) (III.36)
Table III.7: Summary of the analysis for the three studied cases (Abbreviations: constant
(=), increase (ր), decrease (ց), linearly (lin), exponentially(exp)).
Case Napk Nach V tpk V tch Apk Ach Lcritical A∆V t(V g)max
First
(-) (-) 0.5V 0.35V Varied (ր) 1mV.µm = linր
(-) (-) 0.5V 0.35V 5mV.µm Varied (ր) = =
Second
(-) (-) Varied (ր) 0.3V 1mV.µm 1mV.µm expր expր
(-) (-) 0.5V Varied (ր) 1mV.µm 1mV.µm expց expց
Third
Varied (ր) 5× 1017cm−3 V tpk(Napk) V tch(Nach) Apk(Napk) Ach(Nach) expր expր
4× 1018cm−3 Varied (ր) V tpk(Napk) V tch(Nach) Apk(Napk) Ach(Nach) expց expց
Difference on mismatch for N and PMOS transistors NMOS and PMOS devices
present diﬀerent ﬂuctuations level. The level of ﬂuctuations on PMOS transistors is smaller
than that on NMOS devices for this 45nm technology, as showed previously in ﬁgure III.10.
Moreover, the hump observed for long NMOS transistors is also attenuated on PMOS devices.
A pertinent question is why NMOS and PMOS transistors have diﬀerent mismatch behavior?
To understand why this happens, two hypotheses have been made:
• 1st hypothesis: The Napk/Nach ratio on NMOS transistor is more signiﬁcant in com-
parison with PMOS transistors.
• 2nd hypothesis: The diﬀerence between pocket and channel threshold voltage is higher
for NMOS than in PMOS transistors.
These two hypotheses are analyzed with the model proposed on section III.3. For this matter,
the following conditions have been applied, using the calibrated PMOS model:
• 1st condition: The PMOS Apk and Ach parameters are replaced by those corresponding
to the NMOS transistors. In this case, the PMOS threshold voltages, V tpk and V tch, are
conserved. This explains the 1st hypothesis.
• 2nd condition: The PMOS threshold voltages, V tpk and V tch, are replaced by the thresh-
old voltages corresponding to the NMOS transistors. In this case, the PMOS Apk and Ach
are conserved. This explains the 2nd hypothesis.
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Table III.8: Threshold voltage and mismatch parameters for NMOS and PMOS devices.
Parameter NMOS PMOS
V tch 0.35 V -0.43 V
V tpk 0.51 V -0.50 V
A∆V tch 1.01 mV.µm 0.7 mV.µm
A∆V tpk 2.02 mV.µm 1.47 mV.µm
The values of the parameters used are presented for NMOS and PMOS devices are given in
Table III.4 and Table III.5 respectively, and are reminded in following table III.8.
Figure III.42 shows the A∆V tcc(V g) as a function of the transistor length for the above



















Figure III.42: A∆V tcc(V g) as a function of the transistor length for the 1
st and 2nd
conditions and the modeled PMOS transistor.
The second condition presents the highest mismatch level for long transistors. In this case,
V tpk = −0.5V and V tch = −0.35V while the values obtained for the PMOS transistors are
V tpk = −0.5V and V tch = −0.43V . This supports the second hypothesis. As discussed before,
a diﬀerence between V tpk and V tch has more inﬂuence in the A∆V tcc(V g)max than a diﬀerence
in the Apk and Ach. Indeed, the A∆V tcc(V g)max depends of the V ts exponentially.
Thus, for this 45nm technology, as the diﬀerence between pocket and channel threshold
voltages are more signiﬁcants for NMOS transistors, the level of ﬂuctuations is also higher than
in PMOS devices.
III.4 Conclusions Chapter II
It was shown that pocket regions have strong impact on transistor mismatch. A pocket engi-
neering study was performed on NMOS transistors, to improve mismatch performances reducing
random dopant ﬂuctuations. The use of Indium during pocket-implant process clearly improve
mismatch performance, not only for short transistors, but also for the long ones. Moreover,
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adding other materials such as Carbon and Nitrogen help to get better matching performance
than using only Indium implant. The co-implants properties should help to reduce the doping
level in the channel. These mismatch performances improvement were explained by the lower
doping level in the channel.
In the second part, the threshold voltage mismatch was modeled from weak to strong inver-
sion, in linear regime. The proposed physical model based on three-transistors in series is useful
for NMOS and PMOS transistors. In addition, thanks to this model it is possible to investigate
the impact of each physical parameter. Moreover, the critical length can be obtained, which is
an interesting parameter for designers.
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Current mismatch for all regions of
operation on N-MOSFET
Up to now, mismatch analyses have been performed only for the linear regime. In
this chapter, the drain-current mismatch is characterized from linear to the satura-
tion regime. These characterizations are performed for transistors without pockets
and for heavily pocket-implanted transistors. A general drain-current mismatch
model, valid for any operation region, is also presented. It has been shown that cor-
related mobility and Vt ﬂuctuations must be considered to qualitatively model the
experimental results. A comparison between transistors with and without pocket
is performed and an important drain-current mismatch enhancement in the latter
case is reported and discussed.
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IV.1 State of the art for drain-current mismatch
Drain current variations may imply serious consequences in circuit performance. For example,
a current mirror provides the same current in diﬀerent points of the circuit. If there is a drain-
current variation, it should have an impact in the functionality of the circuit. Consequently,
drain-current mismatch is also an important technological indicator and this chapter is dedicated
to analyze drain-current mismatch.
The drain current ﬂuctuations have been analyzed since the beginning of matching studies













This equation shows that drain current ﬂuctuations can be induced by threshold voltage and
gain factor ﬂuctuations. These two parameters have been extensively analyzed to understand
transistors mismatch.
Many studies can be found in the literature about drain current mismatch as a function of
transistor geometries, gate bias and drain current density. Some of these results are shown in
ﬁgure IV.1, for NMOS transistors.
(a) (b)
(c)
Figure IV.1: Drain-current mismatch as a function of (a) transistor geometries
[Lakshmikumar 86], (b) gate bias [Pelgrom 89] and current density [Forti 94].
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Drain current mismatch was experimentally studied in the weak inversion region by [Forti 94].
Previous works were all performed in the strong inversion region. In that work, the current mis-
match as a function of the current density, represented in ﬁgure IV.1(c), shows a plateau at low
currents that they have further analyzed in terms of device area and substrate voltage. These
results clearly show diﬀerences in weak region compared with strong inversion, pointing out to
the need of an analytical model from weak to strong inversion.
The model proposed by [Bastos 98] yields good results if either saturation or ohmic re-
gion operation (for small size transistors) is considered, but not both. If mismatch modeling
is optimized for saturation, poor mismatch prediction is obtained for ohmic and vice-versa
[Serrano-Gotarredona 99].
A mismatch model valid for all regions of operation, continuous from weak to strong inversion
regions, has been published by [Croon 02a]. The drain-current mismatch model is based on the
Pelgrom’s model. It describes mismatch in the drain current as a function of mismatch in the
threshold voltage, the current factor, the roughness scattering and the saturation velocity. It
also makes qualitative predictions for the bulk bias dependence. It analyzes the mismatch as a
function of gate bias and transistor geometries. This model gives a good estimation of mismatch
in the saturation region. However, it has the same inconsistency observed in the Pelgrom’s model
and requires a larger number of ﬁtting parameters. Despite it works continuously from weak
to strong inversion, the model gives mismatch prediction relative errors in the weak inversion
region of the order of 100%.
Yang et al. [Yang 03] developed a microscopic multitransistor model to analyze the impact of
local ﬂuctuation on current mismatch of the MOSFET. They pointed out that the two-transistors
approach [Gray 01] considering one for the linear region and the other one for the saturation
region is not self-consistent. Then, they used the approach which divides the transistor of length
L into small sections of length ∆L, where the local ﬂuctuation in each section can be calculated.
It is a similar approach used to model the high frequency noise in non quasi static MOS [Goo 01].
That model proposed by Yang et al. presents accurate results, but it is limited to the strong
inversion, as it diverges for overdrive voltages close to zero.
Drennan et al. [Drennan 03] proposed a drain current mismatch model. In that model,
the drain current mismatch was analyzed through the contribution of each physical process
parameters, resulting in a matrix of mismatch parameters. The total current variation yields
the multiplication of the matrix by a vector composed of the standard deviation from each
physical parameter. Although the procedure results in good approximations of the mismatch,
there are many disadvantages due to its complexity. Characterization is also complicated as a
large number of parameters are needed.
Serrano-Gotarredona et al. [Serrano-Gotarredona 03] proposed a ﬁve parameter mismatch
model valid for all regions of operation, continuous from weak to strong inversion. The drain-
current mismatch has been analyzed as a function of the gate bias and the transistor geometry.
However, many parameters are necessary as, for each transistor type (NMOS or PMOS), the
standard deviation of each parameter and the ten corresponding correlation terms are needed.
This model was used by [Velarde-Ramirez 05] to compare with experimental results. Some
disagreements are observed for small gate bias, especially for short transistors.
Recently, new approaches were presented based on an accurate physics-based model, which
allows the assessment of mismatch from process parameter and is valid for any operating region
[Klimach 04] [Galup-Montoro 05] [Klimach 06] [Klimach 08]. They analyzed the drain-current
mismatch for drain-to-source voltage. The model does not include mobility eﬀects. Moreover,
only devices without pocket implants have been analyzed.
The models described before are sometimes too complex, valid for a speciﬁc regime or do not
consider mobility eﬀects. They are usually analyzed as a function of the transistor geometries,
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the gate bias or the drain current density. Concerning mismatch characterization as a function
of drain-to-source bias, it has been performed on transistors without pocket-implants.
In this context, this chapter presents a quasi-analytical mismatch model valid for any oper-
ation regime as a function of the drain-to-source bias, including correlated mobility eﬀects. The
drain current mismatch is characterized for devices with and without pocket implants, which
are presented and discussed in the following sections.
IV.2 Experimental drain-current mismatch on tran-
sistors without pocket-implants
The drain-current ﬂuctuations σ∆ID/ID have been characterized for 45nm bulk transistors with-
out pocket implants.
Figure IV.2(a) shows the experimental σ∆ID/ID as a function of the drain-to-source voltage
for transistors without pocket-implants. The VDS ranges from 25mV (linear region) to 1.1V
(saturation region), for diﬀerent gate bias (VGS from 0.6V to 1.1V). The corresponding ID−VDS
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Figure IV.2: (a) Drain-current mismatch as a function of drain bias conditions at
VGS=[0.6, 0.8, 1 and 1.1]V and (b) corresponding ID − VDS.
In ﬁgure IV.2(a), the current standard deviation increases until the transistor get into the
saturation region. After this point, the standard deviation is constant. This mismatch behavior
is in agreement with the one presented by [Klimach 08]. Only one transistor geometry was
shown as the transistors without pocket-implants presents the same behavior.
The threshold voltage parameter is often interesting for circuit design,. The standard de-
viation of the equivalent input gate voltage mismatch can be easily obtained by normalizing







The experimental normalized Vt mismatch parameter is shown in ﬁgure IV.3.
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Figure IV.3: Drain-current mismatch normalized into Vt mismatch parameter as a
function of drain bias conditions at VGS = [0.6, 0.8 and 1]V.
A signiﬁcant dependence for small drain bias conditions is observed, especially for high gate
bias. A model for transistors without pocket-implants is then proposed to cover this case and
it is discussed in the following section.
IV.3 Proposed drain-current mismatch model for tran-
sistors without pocket-implants
Two identical transistors, when submitted to identical potential bias, may show slightly diﬀerent
drain currents, due possibly to random local conductivity ﬂuctuations along the channel. These
local ﬂuctuations are integrated along the channel, taking into account the main non-linear
characteristics of the MOS. The integration of the local conductivity ﬂuctuations have already
been done by the 1/f noise approach [Christensson 68]. The mismatch and the noise have been
shown as similar phenomena [Kinget 96], which depends on the process, bias and dimensions of
the transistors.
A general drain current mismatch model has been developed by considering the impact of a
local threshold voltage shift, δV t, in a portion of the channel, of area δa, as in the RTS noise
approach [dit Buisson 92] (ﬁgure IV.4).
In the RTS noise approach, the relative drain current change due to a weak local conductivity
















where a is the area of the transistor channel.























Figure IV.4: Transistor schematic representing the elementary δa and the fluctuations
in the conductivity δσ and the surface potential δφs.








































where Uc is the quasi Fermi level shift along the channel.
Making a change of variables x→ Uc, where,
dx = WσchdUcID
x : 0→ L
Uc : 0→ VDS
















Accounting for current conservation along the channel, drain current is derived from equation







The relation between the channel conductivity and the inversion charge1 is given by (equation
(IV.11)):
σch = µeffQinv (IV.11)
1This equation is described in Chapter II, equation (III.8).
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The drain-current mismatch model and the converted gate voltage mismatch model as a
function of drain bias are plotted in ﬁgure IV.5 for Na = 1017cm−3, tox = 1.5nm, VGS = 1.2V ,








































Figure IV.5: (a)Drain-current mismatch model as a function of the drain bias at
Vg=[0.6, 0.8 and 1]V and (b) drain-current mismatch converted in a constant thresh-
old voltage mismatch.
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The drain-current mismatch model (ﬁgure IV.5(a)) seems to qualitatively model the ex-
perimental results (ﬁgure IV.2(a)). A diﬀerence can be seen when comparing modeled (ﬁgure
IV.5(b)) and experimental results (ﬁgure IV.3) for the converted gate voltage mismatch. This
diﬀerence can be due to the transistor mobility, and will be studied in the next section.
IV.3.1 Influence of mobility and threshold voltage fluctuations
in drain-current mismatch
The proposed drain-current mismatch model is analyzed considering three diﬀerent conditions.
The threshold voltage ﬂuctuations (δV t) induced by random dopants ﬂuctuations are taken into
account for the three cases. In term of mobility, one case considers a constant eﬀective mobility.
For both remaining cases, the electrical ﬁeld-dependent mobility is considered. In the last case,
since both mobility and Vt ﬂuctuations are generated by the same source (random doping
ﬂuctuations), they are naturally correlated. Then, correlated doping-mobility ﬂuctuations are
also taken into account. A description of these three adopted conditions is presented.
IV.3.1.a Threshold voltage fluctuations and constant mobility (δV t + µeff )
In this case, in addition to the Vt ﬂuctuations, the eﬀective mobility is considered constant
along the channel. The mobility depends on the impurities concentration. The expression of
the electrons mobility in the volume zone, according to the Na impurity concentration and
temperature yields [Caughey 67].







where µmin, µmax, Nref and α are coeﬃcients which vary slightly according to [Caughey 67]
[Jacoboni 77] [Masetti 83]. In this work, the values adopted for these parameters are: µmin =
70cm2/V s, µmax = 1270cm2/V s, Nref = 1.2× 1017cm−3 and α = 0.8.
IV.3.1.b Threshold voltage fluctuations and electric-field-dependent mobility
(δV t + µeff (Eeff ))
In this case, in addition to the Vt ﬂuctuations, the electric-ﬁeld-dependent mobility is considered.
The eﬀective mobility depends on the transverse ﬁeld, µeff (Eeff ), seen by the carriers. As a
consequence, it is not constant along the depth of the transistor channel.
The eﬀective ﬁeld is deﬁned as the average transverse electric ﬁeld taken on the distribution





where η is a parameter that reﬂects the spreading of the inversion layer in the silicon, Qinv
and Qdep are the inversion and depletion layer charge per unit surface area respectively. In this
study, where Si substrate is < 001 >-oriented with transport < 110 >-oriented, η = 1/2 in the
case of electrons [Sabnis 79] [Sun 80] [Takagi 94] and η = 1/3 for holes [Watt 87] [Takagi 94]
[Arora 87] at 300K.
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The universal law of mobility can be decomposed into several components representing scat-
tering mechanisms. These components depend on the eﬀective ﬁeld. Sun and Plummer [Sun 80]
have summarized the three main types of dispersal mechanisms that account for the evolution
of mobility in the inversion layer when the gate voltage exceeds the threshold voltage. These
mechanisms, represented in ﬁgure IV.6, are described in following paragraphs.
Figure IV.6: Effective mobility in function of the effective field. The different scat-
tering characteristic at ambient temperature (300K) and the universal mobility are also
represented [Takagi 94].
Mobility due to surface roughness scattering µsr, predominant at high eﬀective ﬁeld.
The presence of the Si/SiO2 interface is perceived by the carriers of the inversion layer as a set
of potential perturbations. Surface roughness is deﬁned as [Walker 87]:
for electrons:













Mobility due to phonon scattering µph, predominant at medium eﬀective ﬁeld. These
interactions are related not only to phonons of the solid material of the channel, but also to
surface phonons that occur at the Si/SiO2 interface. For temperatures below 100K, the inter-
actions with acoustic phonons dominate. Beyond this temperature, the interactions with optical
phonons dominate. The mobility due to phonon scattering is deﬁned as [Walker 87]:
for electrons:













Mobility due to Coulomb scattering or impurety scattering µc, predominant at
weak eﬀective ﬁeld. It results from the scattering between the carriers of the inversion layer,
111.
CHAPTER IV. CURRENT MISMATCH FOR ALL REGIONS OF OPERATION ON N-MOSFET
localized charges within the oxide, interface charges and ionized impurities in the volume. The
Coulomb scattering is generally considered, although its contribution is not universal. In highly
doped channel, Coulomb-scattering is responsible for a high degradation of linear and saturation
current, and can lead to a deformed ID-VDS curves. A practical model of the Coulomb-limited
mobility has been proposed by Masetti et al. [Masetti 83].
Boeuf et al. [Boeuf 09] take into account that the inversion charge created in the transistors
channel screens the ionised impurity charge responsible for Coulomb limited mobility. As a










where α is a ﬁtting parameter (in this work, α=0.1 ).
When the inversion charge Qinv is smaller than the depletion charge Qdep, which separates
the weak and the strong inversion regimes, the corrected mobility is equal to the mobility
term calculated with the Masetti model (IV.13). This is typically the case in the sub-threshold
regime. When Qinv starts to dominate at strong inversion, the corrected mobility term increases,
reﬂecting the average screening eﬀect of the inversion charge on carriers.
The eﬀective mobility takes into account the average mobility seen by the inversion layer























For NMOS transistors, the eﬀective mobility can then be expressed as:


























IV.3.1.c Correlated threshold voltage fluctuations and mobility fluctuations
(δV t + δµeff (Eeff ))
Difrenza et al. [Difrenza 02] have showed that doping ﬂuctuations due to random dopants
induces mobility ﬂuctuations. These eﬀects are then considered and analyzed in this section.
Fluctuations in channel doping generate ﬂuctuations in the threshold voltage and also ﬂuc-
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In this case, the electric-ﬁeld-dependent mobility is considered.
IV.3.1.d Drain-current mismatch with the various mobility and threshold
voltage fluctuations conditions
The proposed drain-current model as a function of drain bias is analyzed considering the dis-
cussed conditions of mobility and ﬂuctuations, summarized in table IV.1.
Table IV.1: Various conditions applied in the drain-current mismatch model.
Case Fluctuations Mobility Fermi Level
δV t + µeff = const δV t(Na) µeff Variable
δV t + µeff (Eeff ) δV t(Na) µeff (Eeff ) Variable
δV t + δµeff (Eeff ) correlated δV t(Na) and δµ(Na) µeff (Eeff ) Variable
Figure IV.7 shows σ∆ID/ID and the A∆V g as a function of the drain-to-source bias.
A signiﬁcant σ∆ID/ID shift is observed in ﬁgure IV.7(a), for the three cases. Observing
the drain-current mismatch converted into gate voltage ﬂuctuations (ﬁgure IV.7(b)), when the
ﬁrst case is considered (δV t + µeff = const), the A∆V g increases at high VDS biasing, as the
vertical eletrical ﬁeld varies. For the second case (δV t + µeff (Eeff )), a shift is observed at
high VDS due the eﬀective ﬁeld dependence. Finally, considering doping-mobility correlation
(δV t+ δµeff (Eeff )), a strong dependence for small VDS conditions is observed. Only that case
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Figure IV.7: Modeled (a) drain-current mismatch as a function of drain bias applying
different mobility conditions at VGS = 1.2V and (b) converted drain-current mismatch
into gate voltage fluctuations.
where doping-mobility correlation is considered as capable to represent the experimental results,
showed previously on ﬁgure IV.2.
The impact of pocket-implants on mismatch as a function of drain bias has not been observed
yet. That is the subject of following section.
IV.4 Experimental drain-current mismatch on tran-
sistors with pocket-implants
The drain-current ﬂuctuations (σ∆ID/ID) as a function of VDS is now analyzed for transistors
with pocket-implants. Figure IV.8 shows these ﬂuctuations for a short and a long transistor (L
= 0.05µm and 5µm respectively).
Short transistors have the same behavior as a transistor without-pocket implant. This is
consistent with the fact that the channel is uniform.
For long transistors, the standard deviation increases with drain bias and it starts to decrease
when the transistor gets into the saturation region. After this point, the standard deviation tends
to a constant value. A strong increase of the mismatch is observed in the non-linear region. This
may be attributed due to the non-uniform channels of the heavily doped pocket-implants.
As for transistors without pocket, current ﬂuctuations have been converted into a Vt mis-
match parameter (equation (IV.2)) and are represented in ﬁgure IV.9.
Here, the mismatch increases in the non-linear region. The diﬀerence between devices with
and without pocket-implants will be analyzed in details in next section.
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Figure IV.8: Drain-current fluctuation as a function of drain bias at VGS = [0.6, 0.8, 1
and 1.1] V for (a) short and (b) long transistors with pocket-implants.
























Figure IV.9: Converted drain-current mismatch into a threshold voltage mismatch as a
function of the drain bias for a long NMOSFET with pocket-implants at VGS = [0.6, 0.8
and 1]V .
IV.5 Drain-current mismatch comparison between tran-
sistors with and without pocket-implants
A comparison of the drain-current mismatch as a function of the drain bias between transis-
tors with and without pocket-implants has been performed. Only long transistors have been
compared, since these are the only transistors available without pocket-implants.
Current mismatch has been extensively analyzed in the linear region. The results obtained
in this work should be in accordance with the results from the literature. The σ∆ID/ID is then
analyzed in the linear region (ﬁgure IV.10). In this ﬁgure, two points can be highligthed:
– transistors with pocket implant presents more ﬂuctuations than transistor without pocket-
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implants
– ﬂuctuations increases as gate bias decreases.

























Figure IV.10: Drain-current fluctuations in linear regime at VGS=[0.6, 0.8, 1]V for
transistor with and without pocket-implants.
Comparing σ∆ID/ID from linear to saturation region, the mismatch for transistors with
pocket-implants increases for any drain bias conditions (ﬁgure IV.11). These transistors clearly





















NMOS - 0.12µm x 5µm 
Figure IV.11: Drain-current fluctuations as a function of drain bias at VGS=[0.6, 0.8,
1]V for transistor with and without pocket-implants.
After converting to a Vt mismatch (ﬁgure IV.12), the abnormal behavior in non-linear region
is still observed. This is not explained by the model of equation (IV.12), valid only for uniformly
doped channel devices [Mezzomo 10].
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Figure IV.12: Converted drain-current fluctuations into threshold voltage mismatch as
a function of drain bias at VGS=[0.6, 0.8, 1]V for transistor with and without pocket-
implants.
To model the mismatch for any operation regimes in non-uniform channels, a three-transistors
model can be considered, as shown in schematic IV.13. However, a numerical analysis will be





Figure IV.13: A three-transistors in series to model transistors with pocket-implants.
IV.6 Conclusions Chapter III
This chapter analyzed the drain-current mismatch as a function of drain-to-source bias.
A general drain current mismatch model has been proposed. It is valid for any operation
regime - from linear to saturation regime and from weak to strong inversions. It has been
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developed by considering the impact of a local threshold voltage shift, in a portion of the
channel, as in the RTS noise approach.
Three diﬀerent cases have been analyzed. In all cases, random dopant ﬂuctuations are used
to calculate the Vt ﬂuctuations. In addition to the Vt ﬂuctuations, one case considers con-
stant mobility along the channel, the second one uses electric-ﬁeld-dependent mobility, and the
last one adds the correlated doping-mobility ﬂuctuations. Only the case considering correlated
threshold voltage and mobility ﬂuctuations due to random doping is found to be appropriate for
interpreting the experimental data.
The drain-current mismatch as a function of the drain-to-source voltage has also been char-
acterized for devices with and without pocket-implants, in 45nm bulk MOSFET technology.
An abnormal behavior has been observed for long transistors with pocket. The drain current
ﬂuctuations rise when the transistor varies from linear to saturation regime. The increase of the
ﬂuctuations is already known for transistor dimensions and gate bias, and is now also observed
for drain bias conditions.
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Chapter V
Perspectives for the transistor
mismatch
Matching studies have been performed in previous chapters for 45nm Bulk MOSFET
technology, focusing on random dopant ﬂuctuations. Beyond 45nm technology node,
the line edge roughness is pointed out in the literature as one of the main limiting
factor, which is discussed in this chapter. It is proposed to evaluate the maximum
roughness a gate can have so that the device remains not impacted. Moreover,
to shrink the dimensions of the transistor beyond 45nm, literature shows that new
transistor architectures are required. The trends on innovative technologies are then
discussed and some characterizations obtained for 28nm are shown.
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V.1 Impact of gate roughness on mismatch in 45nm
technology and beyond
The line edge and line width roughness (LER and LWR respectively) are considered to be the
main limiting factors in future technology [ITR 09]. They have caused little worry in the past
since the critical dimensions of the transistor were far greater than its roughness. Miniaturiza-
tion of the components allowed device dimensions to be into the nanometer scale [Harriott 01].
However, LER has not scaled accordingly, becoming an increasingly larger fraction of the gate
length [Asenov 03]. In this section, the transistor gate roughness mismatch is experimentally
analyzed on N and PMOS devices, in 45nm technology node.
V.1.1 Line-edge roughness and line-width roughness
The gate line of the transistors may present some roughness. Line edge roughness (LER) consists
of 3σ deviation of the edge from the line ﬁt and line width roughness (LWR) is deﬁned as the




















Figure V.1: Illustration of line-edge roughness (LER) and line-width roughness (LWR).
Gate roughness can be produced in lithography and etching processes. There are many
factors contributing to it. Some examples are [Xiong 02]:
– photo-resist line roughness: depends on photo-resist type, thickness, substrate reﬂectivity,
image contrast as well as process conditions;
– gate polysilicon etching condition;
– polysilicon grain size and doping.
In the end of the nineties, literature pointed out that the roughness on the gate edge
does not scale down according to the scale of polysilicon line widths below 100nm [Linton 98]
[Oldiges 00]. Random variations of MOS dimensions due to lithography and etching processes
are a source of electrical parameter variability (ﬁgure V.2) [Kaya 01], introducing transistor
mismatch [Asenov 03].
First investigations of the eﬀects of LER were made by 2D [Oldiges 00, Linton 02] or 3D
[Kaya 01, Asenov 03] device simulations. In the case of 2D simulations, the polysilicon gate is
divided in small segments and for each segment the current is found from the simulation. An
analytical model was proposed by Diaz et al. [Diaz 01] using the 2D approach, describing the
drain current of a segment. In [Linton 02, Croon 02a] simulations were calibrated on 0.13µm
technology on which the LER was exaggerated. From SEM top-view, Croon et al. found that
the roughness of both polysilicon edges can be considered uncorrelated. This mean that the
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Figure V.2: Illustration of line edge roughness (LER) as a source of variability.








where σ<L> is the standard deviation of the average length and it is inversely proportional
to transistor width [Croon 04]. Hence, LER should specially degrade the mismatch for narrow
devices.
Some research about LER impact on mismatch have been made for advanced technolo-
gies, such as FinFET and FD-SOI transistors [Dixit 06, Gustin 06, Li 09, Baravelli 08, Patel 08,
Yu 09]. These technologies have slightly doped channels, reducing the random dopants ﬂuctua-
tions. Indeed, the LER is diﬃcult to be reduced due to patterning processes, becoming a critical
challenge to shrink transistors [Gogolides 06].
Experimental data to quantify the impact of line-edge roughness on mismatch are sparse.
Some of the works used SEM top-views to validate a line-edge roughness model [Diaz 01,
Linton 02, Xiong 04, Kim 04, Gustin 08]. An experimental mismatch investigation was done
by [Croon 04], but on 130nm technology.
In this context, an experimental study has been performed to investigate the impact of
line edge roughness on mismatch for a 45nm technology node. It consists of an intentional
degradation of the gate roughness on a mismatch test structure, followed by an electrical char-
acterization. That degradation and the corresponding experimental results are discussed in
following sections.
V.1.2 Degradation methodology comparative study and mor-
phological results
One of the procedures used to provide straight polysilicon gate is the hardening of the resin
used to form the gate by a plasma HBr during gate etching process [Martin 08] [Pargon 09]. To
provide the degradation of the gate roughness, the resist was not hardened. The resist should
have some deformations, thus a higher gate roughness.
For this study, three wafers have been processed [Babaud 10]. One followed the reference
process, including the resist hardening step. For the other two, the polysilicon gate of the
transistors has been degraded. The same step has been applied to make the degradation: the
resist has not been hardened, degrading the gate roughness. The results of this degradation are
shown in ﬁgure V.3.
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(a) Reference (b) Degraded sample
Figure V.3: SEM top-view of a mismatch test structure with the polysilicon-gate rounded
by four poly-dummies.
Scanning Electron Microscopy (SEM) has been used to measure the gate roughness, using a
dedicated recipe. However, this recipe on mismatch test structure was not eﬃcient to measure
its roughness, as the mismatch test structures have too small dimensions. The gate roughness
was then measured in a test structure dedicated to control the transistor dimensions. The
LER measured for the reference is 3.6nm while for the degraded wafers is 4.6nm, showing a
variation around 28% (1nm). Although it was not possible to measure directly in the mismatch
test structures, SEM top views show that removing the resist hardening induces visible gate
roughness degradations on these structures.
The experimental results are shown and discussed in following section.
V.1.3 Experimental results for the impact of gate roughness on
mismatch
Threshold voltage is showed on ﬁgure V.4, for NMOS and PMOS devices. The two degraded
wafers present the same behavior. A slight diﬀerence between the reference and the degraded
wafers can be noticed in NMOS devices, for small gate lengths (∼50mV). On PMOS devices, no
diﬀerences are observed.
Figure V.5 shows the iA∆V t as a function of gate length. The two degraded wafers are
compared to the reference. The threshold voltage mismatch iA∆V t is reported for both N and
PMOS transistors. However, no diﬀerence is observed between reference and degraded wafers.
Since the mismatch due to LER has more impact on narrow transistors, ﬁgure V.6 shows
narrow transistors A∆V t for both reference and degraded wafers. On the left of each graph, all
gate widths are represented. On the right side, only geometries with gate width smaller than
0.2µm are considered. No important diﬀerence is noticed among the three splits, even for the
narrow ones.
The gain factor mismatch is also reported for both N and PMOS transistors (ﬁgure V.7).
The two degraded wafers are compared to the reference. As for the Vt mismatch, no signiﬁcant
diﬀerence are remarked between the three splits.
As it could be observed, no signiﬁcant impact of the gate roughness for both Vt and β
mismatch are pointed out. Two hypotheses have been made to explain these results:
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Figure V.5: Experimental iA∆V t on N and PMOS for the reference and the degraded
splits.
1. Random dopant ﬂuctuations represent more than 70% of the sources of ﬂuctuations for
this technology node, while LER represents 9% [Cathignol 08b]. Thus, the impact of LER
should be masked by random dopant ﬂuctuations.
2. The gate roughness is not important enough to have signiﬁcant impact on mismatch.
Reference [Roy 06] is in accordance with the ﬁrst hypothesis. In that study, Roy et al.
analyzed the individual and combined sources of intrinsic parameter ﬂuctuations for technologies
beyond 45nm. For the LER, it considers two scenarios:
– LER = 1.2, 1, 0.75 and 0.5nm for the 65-, 45-, 32-, and 22-nm technology nodes, respec-
tively, following the values prescribed by the ITRS 2003.
– LER=4nm, representing the current status of lithography and following the assumption
that the scaling of LER will be a very diﬃcult task due to the molecular structure of the
photoresist.
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Figure V.7: Experimental gain factor mismatch for the reference and the degraded splits.
In the ﬁrst scenario, the LER remains lower than random dopants. In the second one,
the LER takes over than random dopants only beyond 22nm channel length. Moreover, in the
second chapter it was shown that random dopants is the main source of ﬂuctuations in this 45nm
technology and that pocket implants have strong contribution to the mismatch. These eﬀects
should mask the impact of LER on mismatch and may explain the results obtained until now.
Thus, considering transistors without pocket implants, these are expected to be more sensitive
to line edge roughness.
Then, it is proposed to evaluate the level of LER impact in MOS mismatch on current
45nm technology, for transistors with and without pocket implants. In case of a minor impact
compared with other ﬂuctuations sources, it will be interesting to evaluate the maximum gate
roughness for a minimum impact on the mismatch.
To perform this evaluation, an intentional degradation of the gate roughness is proposed. In
previous LER study (section § V.1.2), the gate roughness degradation has been made modifying
the resist hardening. Now, to provide diﬀerent levels of degradations and to have strong line
edge roughness another technique is used. In this case, diﬀerent focus of the photo mask are
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used during lithography process.
The degradation will be followed by a monitoring of the LER in the mismatch test structures
and measuring the electrical mismatch.
Three electrical wafers are used with four degradation levels of gate roughness. The ﬁrst
level of degradation corresponds to the default process, which is used as reference. For the other
three degradations, diﬀerent focus of the photo mask have been used during lithography process.
The following ﬁgures show SEM top views of these degradations for four diﬀerent geometries:
short and narrow (ﬁgure V.8), long and narrow (ﬁgure V.9), short and wide (ﬁgure V.11) and



























Figure V.10: SEM top-view for W=1µm and L=0.05µm
These SEM top-views clearly show diﬀerent levels of gate roughness. Unfortunately, it was
not possible to complete this study before the conclusion of this thesis. The next step is the
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Figure V.11: SEM top-view for W=1µm and L=0.75µm
mismatch electrical characterization and the LER evaluation. Another interesting study to be
performed would be to analyze the roughness correlation between the right and the left side of
the polysilicon gate.
An experimental investigation of line-edge roughness impact on mismatch has been per-
formed in 45nm technology. No signiﬁcant impact was observed in this technology, as random
dopants ﬂuctuations are predominant and the gate process is well-controlled. The LER is pointed
out as a major challenge for technologies beyond 45nm. In addition to LER, there are other
sources of ﬂuctuations that are becoming important for mismatch, which are discussed in fol-
lowing sections.
V.2 Evolution of mismatch parameter with miniatur-
ization
The mismatch has been characterized for many years in successive CMOS technologies starting
from 0.5µm generation down to a recent 32nm prototype.
The recapitulation of all these experimental results for threshold voltage mismatch as a
function of gate oxide thickness tox is shown in ﬁgure A.15 [Mezzomo ].
Most of the data presented in ﬁgure A.15 comes from bulk devices. Some data are from
gate-all-around (GAA) and fully depleted silicon on insulator (FD-SOI) technologies. The data
points follows a straight line, described as AV t = a.tox + b. This result is in agreement with
the modeling results and, in particular with equation (A.7) obtained from atomistic simulations
[Asenov 00b]:








where tpol is the depletion layer width in the polysilicon gate and Na, tox and tpol being in
centimeters, grams and seconds units.
It is found that the slope “a” is about 1mV.µm/nm and 0.75 mV.µm/nm, whereas the
intercept “b” is around 2 mV.µm and 1.5 mV.µm, respectively, for NMOS and PMOS. It should
also be noticed that the mismatch parameter for GAA and FD-SOI devices is signiﬁcantly
reduced compared to bulk ones [Cathignol 07b]. Note as well the matching improvement for
32nm generation, probably due to the introduction of high-k metal gate. Some experimental
mismatch results are presented in the following section.
This feature clearly demonstrates and reinforces that the channel and gate dopant ﬂuctua-
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Figure V.12: Evolution of threshold voltage mismatch with gate oxide thickness for
various technologies nodes, from 0.5µm down to 32nm.
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tions bring an important contribution to mismatch, which allows to foresee strong beneﬁts from
undoped channel and metal gate thin ﬁlm technologies like FD-SOI, double gate (DG) MOS,
GAA and FinFETs.
V.3 Trends on innovative technologies
Process variations is among to the most critical challenges for the further scaling of nanoelec-
tronic devices, as highlighted at [ITR 09]. In the tutorial “Nanoelectronics: a tool to face
the future” [ESS 10] it is highlighted that “in order to meet the process variations challenges,
sources of variability must be identiﬁed, their size must be quantiﬁed, and their impact on de-
vices, circuits and systems assessed and compared to the speciﬁcations of the products in terms
of variations or performance”.
The proposed solution to continue scaling down is to use materials which have a far higher
dielectric constant so that the isolating layer can be much thicker. Thus, foundries are opting
to use high-k metal gates. In this case, polysilicon gate is replaced by metal and silicon dioxide
gate insulation is replaced by material with higher dielectric constant (ﬁgure V.13). The term
metal-oxide-silicon (MOS), which was no more adapted when polysilicon was introduced, is now
coming back to its right signiﬁcation.
Figure V.13: Difference between standard polysilicon transistor and high-k/metal gate
transistor [Int b].
Metal gates and high-k dielectric increase the gate ﬁeld eﬀect and allows use of thicker
dielectric layer to reduce gate leakage. Then, using high-k/metal gates combined allows to
increase drive current or reduce source-drain leakage; reduce gate oxide leakage; and reduce
switching power consumption [Int a]. High-k materials that show promise for replacing the
silicon dioxide gate dielectric such as hafnium dioxide (HfO2), zirconium dioxide (ZrO2) and
titanium dioxide (TiO2) inherently have a dielectric constant or “k” above 3.9, the “k” of silicon
dioxide.
Foundries are starting to process integrated circuits in 32nm and 28nm technologies node. In
these technologies, transistors are still produced using Bulk CMOS architectures. An innovation
is the introduction of high-k metal gates [Chen 08] [Yang 08] [Diaz 08] [Hook 10]. Their channel
are doped and pocket regions near source and drain are still presented. Despite the transistors
being doped, the doping level is lower than in 45nm technology node.
Following ﬁgure (ﬁgure V.14) shows experimental threshold voltage mismatch characteriza-
tion for 28nm technology, for both N and PMOS transistors.
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Figure V.14: Experimental iA∆V t for 28nm technology on N and PMOS transistors.
For NMOS transistors, the 28nm technology shows smaller threshold voltage mismatch levels
than those of 45nm technology. The A∆V t is around 3.5mV.µm while in 45nm technology A∆V t
is around 4.5mV.µm. The decreases of the mismatch level can be explained by the lower doping
of the transistor channel in 32nm technology. In addition, the ratio between pocket and channel
doping is also smaller. Consequently, the hump observed in 45nm technology is attenuated for
28nm technology 1, which is in accordance with the model presented in second chapter.
PMOS devices presented the same level of A∆V t of short 28nm NMOS transistors and of
45nm PMOS technology. For long transistors, the iA∆V t is signiﬁcantly increased, diﬀering
from 45nm results, where the mismatch is well-controlled for PMOS transistors. But the 28nm
technology is not mature enough to make conclusions and to experimentally identify the physical
sources of ﬂuctuations.
Predictions shows that new architectures are needed to continue the transistor miniatur-
ization. Some examples of these architectures are fully depleted silicon-on-insulator (FD-SOI),
ﬁn ﬁeld-eﬀect transistor (FinFET), silicon-on-nothing (SON), double-gate and gate-all-around
(GAA). While random dopants are the major source of ﬂuctuations for 45nm technology,
other sources of local ﬂuctuations become dominant for these new technologies. Some of these
sources of mismatch are: line edge roughness (discussed in previous section), mobility ﬂuctua-
tions and work function ﬂuctuations induced by metal grain orientation diﬀerences [Zhang 09]
[Dadgour 08] [Brown 10a].
Another trend in the transistor mismatch area is its impact on the transistor reliability
[Pae 07] [Rauch 07] [Rauch 02]. The reliability mechanism of negative-bias temperature insta-
bility has recently gained a lot of attention due to its increasingly adverse impact on nanometer
CMOS technology [Schroder 03]. NBTI is a signiﬁcant issue in analog circuits since many analog
operations require matched device pairs and mismatches induced by NBTI could cause severe
circuit failure [Chang 10] [Gielen 08]. Moreover, NBTI degradation introduces threshold voltage
drifts in correlation with increased intra-die variability, becoming an important barrier to Static
Random Access Memory (SRAM) bitcell scaling [Brown 10b] [Huard 08] [La Rosa 06].
1Section §III.3.4 explains why the “hump” is attenuated with a smaller ratio between pocket and
channel doping.
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V.4 Conclusions Chapter IV
This chapter discussed the perspectives of the mismatch for future technologies. Literature
points out that line edge roughness has been shown as one of its major challenges. The impact
of edge roughness on mismatch was analyzed for 45nm technology node. The gate roughness
was exaggerated by not hardening the gate resist during etching process. Experiments showed
no impact of the line edge roughness on the mismatch. The inﬂuence of gate roughness on
mismatch is masked by random dopant ﬂuctuations, as this source of ﬂuctuations is the major
one in the STMicroelectronics 45nm technology. Moreover, the obtained roughness may be not
enough to inﬂuence the mismatch.
Another analysis of gate roughness in 45nm technology node was proposed. In this case,
the gate roughness is induced by diﬀerent focus of the photo mask, providing various levels of
roughness. This will experimentally provide the maximum roughness for a minimum impact on
mismatch.
First mismatch characterizations in 28nm technology node was shown. These ﬁrst results
showed better result for the mismatch for NMOS transistors. However, the threshold voltage
mismatch is worse for PMOS devices, especially for long lengths.
Finally, literature shows that shrinking transistors require new architectures. This can be
observed in the evolution of mismatch parameter with miniaturization. The results demonstrate
and reinforce that the channel and gate dopant ﬂuctuations bring an important contribution
to mismatch, which allows to foresee strong beneﬁts from undoped channel and metal gate
thin ﬁlm technologies. Along with these, several new sources of ﬂuctuations such as line edge





This thesis focused on modeling and characterization of the mismatch on metal-oxide-semiconductor
technology ﬁeld-eﬀect transistors. The research was mostly made in 45nm CMOS STMicroelec-
tronics technology.
The purpose of this thesis was to understand, quantify and reduce the mismatch on CMOS
transistors. But to understand the sources of ﬂuctuations, a mature technology is needed. And,
if the technology node is mature enough to be manufactured in very large scale, it is diﬃcult to
reduce its ﬂuctuations sources. Thus, mismatch should be reduced during the development of a
new technology node.
During this thesis, the 45nm technology node was in the end of its development. The 32nm
and 28nm technology nodes were starting to be developed by the end of this thesis. Their
late appearance proved to be an obstacle to the proposed reduction of the mismatch. In these
conditions, this work focused on understanding and quantifying the mismatch for the next node
development.
In this thesis, two models were proposed. The characteristics of each model and its main




Source of fluctuations: Random dopants 
Parameters analyzed: Vt 
Operation regime: From weak to strong (linear regime) 
Development: Based on three-transistors in series 
Main contributions 
- qualitative and quantitative results, especially for long transistors with pocket-implants 





- valid for NMOS and PMOS transistors 
Characteristics
     Source of fluctuations: Generic model. Used here considering random dopants 
     Parameters analyzed: ID 
     Operation regime: From weak to strong inversion and from linear to saturation 
regions 
     Development: by considering the impact of a local threshold voltage shift, 
in a portion of the channel, as in the RTS noise approach 
Main contributions 





- correlated threshold voltage fluctuations and mobility fluctuations due to random 












An extensive work in characterization was also carried out. The main contributions and




     Source of fluctuations: Random dopants 
     Parameters analyzed: Vt, β, ID 
Main contributions 
- the use of Indium as a co-implant clearly improves matching performance, not only 
for short transistors, but also for long ones 
- better results were obtained adding other co-implants such as Carbon and Nitrogen 
together with Indium 





- co-implant properties help to reduce the doping level in the channel, improving the 
transistor matching 
Characteristics
     Source of fluctuations: Random dopants 
     Parameters analyzed: ID 
Main contributions 
- characterized for devices with and without pocket-implants 
- abnormal behavior was observed for long transistors with pocket-implants 
Drain-current 
mismatch as a 




(Chapter III) - the increase of the fluctuations for long transistors is already known for transistor 
dimensions and gate bias, and is now also observed for drain bias conditions 
Characteristics
     Source of fluctuations: Line-edge roughness 
     Parameters analyzed: Vt, β 
    Roughness degradation: gate roughness was induced by not hardening the gate resin 
Main contributions 
Effects of line-




- no impact of the line edge roughness on the mismatch for STMicroelectronics 45nm 
technology 
 
Another work is related to the improvement of the test structure (Chapter I). In this work, the
mismatch parameter extraction using the conventional mismatch test structure was validated.
In order to do so, a mismatch test structure based on the Kelvin method was introduced. As a
result for the 45nm STMicroelectronics technology, the conventional test structure is found to
be adapted for the mismatch study.
Based on the main contributions listed before, it is important to keep in mind that devices
with high current can be aﬀected by the external access resistances. The Kelvin mismatch test
structure is recommended to be used in these cases.
The use of paired transistors as test structure limits the number of samples for characteriza-
tion. As mismatch is a statistical study, the results would be more accurate with more samples.
An array of transistors should be developed, thus, thousands of transistors could be measured.
For future technologies, factories are still manufacturing transistors with pocket-implants.
The ﬁrst model proposed in this thesis would be useful to predict the mismatch for these tech-
nologies. Before applying this model, it is necessary to calibrate some physical parameters. In
addition, the transition from heavily-doped (pocket) to weakly-doped (channel) region is abrupt,
while in the reality it is smooth. These two points may add errors in this prediction. This model
could be used in coming technology nodes since 32nm and also 22nm devices are expected to be
built with pocket-implants. This model could also be adapted to include the body bias eﬀects.
It will also be interesting to include mobility ﬂuctuation eﬀects.
The proposed drain-current mismatch model was qualitatively analyzed. It would be in-
teresting to analyze it quantitatively. Other important topic which was pointed out is the
characterization of drain-current mismatch as a function of drain-to-source bias for long transis-
tors with pocket implants. To treat that case, a new model or an improvement of the existent
model is suitable.
It was shown that the mismatch is length-dependent, especially for relatively long transistors
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(L>0.1µm). Thus, the proposed models should be integrated in the entire microelectronics
chain, helping designers and process engineers to improve circuit performances.
Another research of gate roughness in 45nm technology node was proposed in the last chap-
ter. In this case, the gate roughness is induced by diﬀerent focus of the photo mask, providing
various levels of roughness. This will experimentally provide the maximum roughness for a min-
imum impact on mismatch. Characterizations should be performed in devices with and without
pocket-implants to not mask the results by pocket-implants mismatch eﬀects. Other interesting
study to be performed would be to experimentally analyze the roughness correlation between
the right and the left side of the polysilicon gate. If the gate-edge lines are proved to be corre-
lated, models should be adapted to include this correlation, rising their complexity. Dedicated
test structures with diﬀerent designed roughness may be an even better solution to observe that
correlation.
Literature points out that new transistor architectures are required for further shrinking
of the transistors. However, new architectures never come free. Hard work awaits everyone
involved in the creation of new transistor generations. As several sources of ﬂuctuations such as
line edge roughness, ﬁlm thickness variation, mobility and work function of metal gates become






This thesis has been based in electrical characterizations. A test of repeatability has been
performed to ensure good precision of the measurements.
Repeatability is the variation in measurements taken by a single person or instrument on
the same item and under the same conditions. The mismatch characterization may be said
repeatable if the repeatability of the standard devition is much smaller than the measured
mimatch standard deviation (σ∆P,rep ≪ σ∆P ).
Following table A shows that σ∆V t,rep represents less than 5% of the σ∆V t, for various
geometries. This table shows the repeatability made in two diﬀerent dice.
Table A.1: Test of repeatability
W (µm) L (µm) σ∆V t,repA/σ∆V t(%) σ∆V t,repB/σ∆V t(%)
0.12 0.04 1.6 3.2
0.12 1 3.2 2.1
0.12 5 3.6 1.5
1 0.04 1.7 4.3
1 5 4.1 4.7
5 5 5.0 4.4
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Caractérisation et modélisation des
fluctuations aléatoires des
paramètres électriques des dispositifs
en technologies CMOS avancées
Cette thèse porte sur la modélisation et la caractérisation des diﬀérences entre les paramètres
électriques de deux ou plusieurs MOSFET dit appariés.
Le manuscrit comporte quatre chapitres:
Le premier chapitre a pour objectif d’expliquer l’importance des ﬂuctuations des paramètres
électriques des transistors. Les technologies étudiées, les méthodologies utilisées ainsi que les
outils nécessaires à cette étude sont présentés et discutés.
Le deuxième chapitre est dédié à l’inﬂuence des ﬂuctuations aléatoires liés au dopage dans les
composants MOS. Dans ce chapitre, seul le régime linéaire de fonctionnement est étudié. Cette
étude montre que les dopages des poches ont un impact très important notamment pour les
transistors longs. Des expériences pour réduire le désappariement en utilisant la co-implantation
dans les poches ont été réalisées. Un modèle de désappariement du courant de drain, de la faible
à la forte inversion, a été développé permettant d’expliquer qualitativement et quantitativement
l’eﬀet des implants de poche sur le désappariement.
Dans le troisième chapitre, le désappariement du courant de drain est analysé en fonction
de la tension de drain pour tous les régimes de fonctionnement. D’abord, des transistors sans
dopage de poche sont caractérisés et un modèle de désappariement du courant est proposé. Avec
ce modèle, l’inﬂuence des ﬂuctuations de tension de seuil et de la mobilité des porteurs sur le
désappariement a été analysé. Finalement, des caractérisations de désappariement ont aussi été
eﬀectuées pour des transistors avec des implants de poche.
Le quatrième et dernier chapitre est focalisé sur le désappariement des facteurs limitants
pour les futures technologies. La rugosité de la grille du transistor est analysé pour le noeud
technologique 45 nm. Il est également présenté les premiers résultats obtenus du désappariement




Chapitre I : Désappariement du transistor: théorie,
modélisation et caractérisation
A chaque développement d’un nouveau noeud technologique, la taille des transistors diminue
considérablement. En conséquence, les ﬂuctuations électriques qui apparaissent lors des dif-
férentes étapes de fabrication ne sont plus négligeables et inﬂuencent de plus en plus les perfor-
mances électriques des transistors. De ce fait, deux dispositifs supposés strictement identiques
ne présentent pas exactement les mêmes performances électriques. Cette ﬂuctuation locale est
généralement connue sous le terme de [Lakshmikumar 86] [Pelgrom 89]:
– Désappariement : il représente la diﬀérence électrique entre deux ou plusieurs transistors.
– Appariement : au contraire du désappariement, il montre combien les transistors sont
égales.
– variabilité ou ﬂuctuations locales : la variabilité ou les ﬂuctuations sont des termes
génériques, qui peuvent représenter toute sorte de variation (inter-die, inter-lots, etc.).
Le terme local est alors utilisé pour indiquer que les conditions extérieures sont les mêmes
et aue les variations proviennent des dispositifs.
Le désappariement est en train de devenir un obstacle majeur pour le développement des
procédés de fabrication. En eﬀet, ce paramètre est critique pour les performances des circuits
intégrés soit du type numérique, comme la SRAM, soit du type analogique (convertisseurs
analogique/numérique, miroirs de courants, ampliﬁcateurs, etc.), qui consistent en plusieurs
paires de transistors [Lakshmikumar 86].
Méthodologie de la caractérisation des fluctuations locales La méthode consiste
à mesurer des paires de transistors de diﬀérentes géométries, puce à puce. Pour chaque paire de
transistors sont mesurés des paramètres électriques “P”. Le désappariement est déﬁni comme la
diﬀérence δP entre les deux dispositifs. Comme le désappariement est une étude statistique, il
est nécessaire de caractériser un grand nombre de paires de transistors de diﬀérentes géométries.
La distribution des résultats obtenus est gaussienne. Un ﬁltre récursif est utilisé pour éliminer
les résultats aberrants, c’est-à-dire, les résultats qui proviennent d’erreurs de mesures ou de
transistors non fonctionnels. Le ﬁltre utilisé élimine tous les résultats au-dessus et en dessous de
trois fois l’écart-type caractérisé (±3σ). Après ﬁltrage, deux paramètres de désappariement sont
estimés : la moyenne mδ et l’écart type σδ [Croon 02a]. Le premier représente des ﬂuctuations,
dites systématiques, qui résulte en général d’une incertitude de design. Le deuxième représente
des ﬂuctuations locales du procédé de fabrication, dites ﬂuctuations stochastiques. Dans ce
contexte, ce travail est focalisé sur les ﬂuctuations stochastiques. Usuellement, le paramètre
AδP est extrait pour analyser le désappariement. Ce paramètre correspond au coeﬃcient de
proportionnalité entre l’écart-type du δP et l’inverse de la racine carré de la surface du canal
[Pelgrom 89].
Les paramètres P analysés sont la tension de seuil (Vt), le facteur de courant (β) et le courant
de drain (ID). Vt et β sont extraits par la méthode d’extrapolation de ID − VGS , au maximum
de la transconductance. |VGS | varie de 0V jusqu’à 1.1V avec un intervalle de 25mV et |VDS | est
constante et égale à 50mV pour la région linéaire ou 1.1V pour la région saturée.
Structure de test Pour la caractérisation des ﬂuctuations locales, une structure de test
dédiée est utilisée. Elle est composée de deux transistors identiques du type MOSFET (une
paire de transistors), séparés par une distance quasi-minimale ﬁxée par les règles de dessin et
placés dans un environnement identique. Les transistors ont le même substrat et diﬀérentes
interconnexions pour la source, le drain et la grille.
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Une des limites de la structure de test présenté est la présence de résistances parasites en
série. Ces résistances proviennent des résistances des interconnexions, des contacts, de la source
et du drain, dites résistances parasites.
Les résistances parasites provoquent une chute de la tension et la diminution du courant de
drain. Pour vériﬁer si les résistances parasites introduisent des erreurs de caractérisation sur
le désappariement, une structure de test est proposée [Mezzomo 09b]. Cette structure de test




























Figure A.1: Structure de test pour le désappariement en utilisant la méthode Kelvin.
(a) Schéma d’un layout montrant les terminals et (b) schéma d’un transistor avec des
terminals “force” (D et S) et des terminal de détection (Deff and Seff).
La diﬀérence entre la structure de test pour le désappariement en utilisant Kelvin et la
structure conventionnelle est que le drain et la source ont deux connexions appelées de force
et de détection. Ces deux terminaux supplémentaires permettent de mesurer la polarisation
eﬀective appliquée au dispositif. En outre, un algorithme est utilisé pour corriger la polarisation
du transistor, en compensant les baisses de potentiel causées par les résistances parasites.
Pour observer l’impact des résistances d’accès, la structure de test pour le désappariement
en utilisant Kelvin est utilisée de trois façons diﬀérentes :
– comme structure de test Kelvin lui-même
– comme structure de test classique avec un accès court entre les terminaux
source et drain : la structure de test Kelvin est utilisée comme une structure classique,
où seulement les liens les plus courts sont utilisés. Dans ce travail, cette structure de teste
s’appelle “structure de test à accès court”.
– comme structure de test classique avec un accès long entre les terminaux
source et drain : la structure de test Kelvin est utilisée comme une structure classique,
où seulement les liens les plus longs sont utilisés. Dans ce travail, cette structure de teste
s’appelle “structure de test à accès long”.




Résultats expérimentaux Figure A.2(a) montre les résultats expérimentaux du V t de
la paire de transistors (MOS1 et MOS2) pour les trois structures de test étudiées. Ce graphe
montre que les valeurs du V t ne sont pas les mêmes pour les accès long, accès court et la structure
de désappariement Kelvin. Cela démontre que le V t est aﬀecté par les résistances d’accès. Bien
qu’il y ait des diﬀérences de Vt entre les structures de test, il n’est pas sûr que cela aura des
eﬀets sur le désappariement.
Sur la ﬁgure A.2(b), la distribution cumulée du ∆V t est représentée. Bien qu’il y ait un
décalage du Vt entre les structures de tests, le désappariement du Vt n’est pas impacté. Il est
possible d’observer que les trois courbes du ∆V t correspondant à l’accès court, l’accès long et








































































(b) NMOS W/L = 10/0.15
Figure A.2: Distribution cumulée du (a) V t et du (b) ∆V t de la paire des transistors
(MOS1 et MOS2) correspondant à l’accès court, l’accès long et la structure Kelvin.
Le désappariement du courant de drain ∆ID/ID à VDS= 1.1 V est représenté sur la ﬁgure A.3.
Plus l’accès au dispositif est résistif, plus le désappariement du courant de drain est sous-estimé
lors de l’utilisation de la structure de test classique. Par contre, pour ce noeud technologique 45





























(a) NMOS W/L = 10/0.15
Figure A.3: Désappariement du ∆ID/ID en fonction du courant de drain pour l’accès
court, l’accès long et la structure Kelvin.
En conséquence, la structure de test classique est adaptée pour l’étude du désappariement
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dans cette technologie. Cependant, pour des applications à haute tension, les résistances para-
sites ne peuvent plus être ignorées et la structure de test Kelvin est fortement recommandée.
Chapitre II : L’impact des dopants aléatoires sur le
désappariement en régime linéaire des transistors avec
des implants de poche
Les implants de poches ont une forte inﬂuence sur le désappariement des transistors. Une étude
d’ingénierie de poche est eﬀectué pour les transistors NMOS dans le but de réduire le niveau des
ﬂuctuations, surtout pour les transistors longs. Pour cela, les ingénieurs de STMicroelectronics
ont modiﬁé l’architecture du transistor, en faisant l’implantation d’une poche supplémentaire
avec l’utilisation de co-implants. Ces implants sont combinés avec diﬀérents matériaux, cinq
diﬀérentes recettes sont utilisées (table A.2).
Table A.2: Différents implants de poche avec Indium pour l’étude de leurs influences sur




BF2 + In + C
BF2 + In + N
BF2 + In + C + N
Le désappariement de la tension de seuil est analysée expérimentalement. Considérant toutes
les longueurs de transistor, une amélioration de l’appariement à l’aide d’Indium est clairement
























Figure A.4: A∆V t en considerant toutes les géometries (à gauche), les transistors courts
(au centre) et les transistors longs (à droite).
Quand l’Indium est utilisé, le A∆V t est reduit à 4.0mV.µm. Si l’Indium est combiné avec
d’autres matériaux, “BF2+In+C ′′, “BF2+In+N ′′ or “BF2+In+C+N ′′, le niveau du A∆V t
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est réduit considérablement (∼ 3.5mV.µm). Ces splits diﬀèrent d’environ 1.0mV.µm (∼ 22%)
de la référence (A∆V t,ref ≃ 4.4mV.µm).
Une diﬀérence encore plus importante est observée si on considère seulement les transistors
longs.
Comme hypothèse, il est suspecté que les co-implants réduisent les dopants aléatoires sur
le canal et ainsi, améliorant l’appariement. Pour vériﬁer si l’amélioration de l’appariement
provienne des ﬂuctuations aléatoires des dopants sur le canal, les résultats expérimentaux ont
été comparés avec la théorie.
Pour comparer les résultats expérimentaux avec la théorie, les proﬁls de dopants sont extraits
par TCAD pour les dispositifs présentés dans le tableau A.3. De plus, comme l’appariement est
mieux contrôlé pour les transistors courts, seulement ceux-ci sont analysés.
Table A.3: Split sheet.
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Figure A.5: (a)Concentration des dopants pour L=40nm obtenus à partir de simulations
TCAD et (b) comparaison A∆V t entre les résultats modélisés et expérimentaux.
La comparaison des résultats de la modélisation et des résultats expérimentaux est représen-
tée sur la ﬁgure A.5(b). Des diﬀérences peuvent être observées entre les résultats de la modélisa-
tion et expérimentaux. Le A∆V t est calculé en ne considérant que les ﬂuctuations aléatoires des
dopants. Les diﬀérences qui subsistent devraient être dues à d’autres sources de ﬂuctuations,
telles que la granularité du silicium polycristallin, la rugosité de la grille, etc. Ainsi, il n’est pas
surprenant que les résultats de la modélisation sous-estiment les valeurs expérimentales.
Cependant, la référence a la plus grande diﬀérence entre les résultats de la modélisation
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et l’expérimentation. Ces diﬀérences peuvent être induites par le modèle appliqué ou d’autres
propriétés inconnues des co-implants.
Sur la ﬁgure A.5(a), on peut remarquer que la référence a la plus forte concentration de
dopage, soit une diﬀérence de 33% des splits avec des implants d’Indium et avec une variation
moyenne de dose/énergie. L’A∆V t de la référence est également plus élevé, ce qui est cohérent
avec le niveau de dopage. La réduction du niveau de dopage peut être expliquée par les propriétés
de co-implantation. Par conséquent, l’amélioration des performances pour l’appariement des
splits avec d’indium est en partie expliqué par le faible niveau de dopage dans le canal.
Le modèle du désappariement pour des transistors avec des implants de poche
Un nouveau modèle physique pour le désappariement est proposé ici [Mezzomo 10]. Une représen-
tation qualitative est obtenue et le comportement du désappariement est analysé pour diﬀérentes
longueurs de grille du transistor et aussi pour plusieurs conditions de la tension de la grille. Une
caractérisation des paramètres utilisés dans le modèle est également eﬀectuée. La validation
du nouveau modèle physique pour le désappariement se fait en comparaison avec les résultats
expérimentaux pour les transistors NMOS et PMOS.
Le modèle est basé sur l’approche par séries de trois transistors. Un transistor émule la
région de canal (ch), tandis que les deux autres tiennent compte des poches du côté de la source
et du drain (pk). Les paramètres liés au canal sont notés Pch et ceux liés à la poche Ppk.


















Considérant un transistor avec des implants de poche, la ﬁgure A.6 présente les iA∆V tcc(V g)
(axe de gauche) et le ratio des résistances 2Rpk/Rtot (axe de droite) modélisés en fonction de la




























Figure A.6: Courbe du modèle de désappariement du iA∆V tcc(VGS) et ratio des résis-
tances 2Rpk/Rtot pour différentes longueurs de grille avec VGS = 0.4V .
On remarque que pour L<0.1µm, 2Rpk/Rtot = 1, i.e., la Rtot tend vers 2Rpk. En eﬀet, pour
L<0.1µm, les poches sont superposées, et contrôlent ainsi la résistance totale du transistor. Par
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conséquent, le iA∆V tcc(V g) est égal à la valeur du désappariement pour le poche (Apk) pour
L=Lmin=2Lpk=40nm.
Avec l’augmentation de L, Rpk est constante, tandis que le rapport 2Rpk/Rtot diminue.
En eﬀet, pour les transistors relativement longs, L>0.1µm, les poches sont séparées les unes
des autres, formant un canal non-homogène (zones des poches + zone canal). Dans ce cas, le
poids des résistances de poche est encore dominant et le σ∆V tcc se maintient constant, faisant
augmenter le iA∆V tcc(V g).
Le iA∆V tcc(V g) diminue lorsque le poids de la résistance du canal devient plus important. La
longueur correspondant au maximum de iA∆V tcc(V g) est appelée la longueur critique (Lcritique).
Enﬁn, le rapport 2Rpk/Rtot tend vers zéro pour un grand L, autrement dit, la Rtot est
beaucoup plus grande que 2Rpk, puis la Rch devient dominante et la Rtot tend vers Rch. Dans
ce cas, les zones des poches de la source et du drain sont éloignées, ce qui rend la zone de
canal beaucoup plus grande que la zone de poche. Dans ce cas, comme la zone de canal a un
dopage faible, le iA∆V tcc(V g) diminue et tend vers le plateau du désappariement du canal Ach.
Il est important de noter que le paramètre de désappariement atteint le plateau Ach pour des
longueurs de grille de transistor qui sont trop longues pour être observées dans les structures de
la technologie 45nm (L<100µm).
Le modèle est aussi analysé en fonction de la tension de la grille. Considérant un transistor
avec des implants de poche, la ﬁgure A.7 montre le modèle iA∆V tcc en fonction de VGS pour une



























Figure A.7: Modèle de désappariement du iA∆V tcc et ratio des résistances 2Rpk/Rtot
pour divers tensions de grille (L = 1 µm).
Sur cette ﬁgure est également représentée l’évolution du rapport entre la résistance des poches
Rpk et la résistance totale Rtot. Le iA∆V tcc diminue lorsque VGS augmente en accord avec les
résultats précédemment obtenus par [Cathignol 09] [Hook 10]. Le comportement du iA∆V tcc
peut être expliqué par la relation 2Rpk/Rtot. Pour les faibles VGS , le ratio 2Rpk/Rtot tend vers
1, parce que la résistance de poche Rpk devient prédominante. A fort VGS , la résistance du canal
Rch augmente, réduisant la valeur de 2Rpk/Rtot. Ainsi, le désappariement devient similaire à
celui d’un transistor sans implants de poche.
Aﬁn de valider le modèle proposé, il est comparé aux données expérimentales.
Pour comparer le modèle avec les résultats expérimentaux, les paramètres suivants sont
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nécessaires pour calibrer le modèle : longueur de poche (Lpk), capacité de l’oxyde (Cox), mobilité
(µ0), concentration des dopants de la zone des poches (Napk), concentration des dopants du
canal (Nach), tension de seuil de la zone des poches (V tpk), tension de seuil du canal (V tch),
variation de la zone de poche (σV tpk) et variation du canal (σV tch). Ces deux derniers paramètres
dépendent de Vt, qui dépend de Na.
La ﬁgure A.8 montre les résultats du désappariement en fonction de la longueur de grille et






















Figure A.8: Comparaison du désappariement entre le nouveau modèle et les résultats
expérimentaux.
Cette ﬁgure montre la bosse et les tendances vers le plateau du Apk pour les petits transistors
et vers le plateau du Ach pour les transistors longs et les résultats expérimentaux. La valeur
expérimentale du Lcritique semble être plus faible que dans le modèle. Cette légère diﬀérence
peut s’expliquer par certaines des hypothèses faites dans ce travail. Le modèle proposé est basé
sur l’approche par séries de trois transistors. Par conséquent, le passage de la zone fortement
dopée (poche) à la zone faiblement dopée (canal) est brusque, tandis que, dans la réalité, le
changement est graduel. Ainsi, certains des paramètres utilisés pour estimer le Lcritique, comme
le Lpk, peuvent avoir une valeur non exacte. Néanmoins, aﬁn de déterminer expérimentalement
la longueur critique, plus de mesures avec des diﬀérentes géométries de transistors seraient
nécessaires.
La ﬁgure A.8 montre également un certain désaccord entre le modèle et la théorie, car le
modèle sous-estime les résultats expérimentaux pour des transistors longs. Une des raisons de
ces diﬀérences est que les méthodes utilisées pour caractériser les paramètres physiques, tel la
mobilité, sont assez complexes pour ce noeud technologique. Puis, comme un modèle simpliﬁé est
utilisé, les résultats peuvent être légèrement diﬀérents de la réalité. En outre, l’Aautres contributions
est considéré comme indépendant de la surface du transistor, pour éviter de faire des hypothèses
sur la dépendance a ces sources de ﬂuctuations. Bien que le désappariement des transistors
longs ne soit pas parfait, le modèle suit le comportement expérimental du désappariement pour
diﬀérentes VGS : les courbes se superposent pour de petites longueurs et s’éloignent les unes des
autres avec l’augmentation de la longueur de grille.
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Les transistors du type NMOS ont fait l’objet de cette étude, car ils ont un fort niveau de
désappariement, en particulier pour les transistors longs. Les transistors du type PMOS ont
également été modélisés et le modèle est aussi adapté pour ces dispositifs.
Chapitre III: Le désappariement du courant de drain
pour tous les régimes de fonctionnement du transistor
NMOS
Jusqu’à présent, les analyses sur le désappariement ont été eﬀectuées seulement pour le régime
linéaire. Dans ce chapitre, le désappariement du courant de drain est caractérisé du régime
linéaire au régime de saturation. Ces caractérisations sont eﬀectuées pour des transistors sans
implants de poche et pour des transistors avec des implants de poche. Un modèle général du
désappariement du courant de drain, valable pour tous les régimes de fonctionnement, est égale-
ment présenté. On montre que la corrélation des ﬂuctuations de la mobilité avec les ﬂuctuations
de la tension de seuil doit être considérés pour modéliser les résultats expérimentaux qualita-
tivement. Une comparaison entre les transistors avec ou sans implants de poche est eﬀectuée
et une amélioration importante de l’appariement du courant de drain dans ce dernier cas est
rapportée et discutée.
Pour la conception de circuits, la tension de seuil est souvent un paramètre intéressant.
L’écart-type du désappariement de la tension de la grille peut facilement être obtenu en normal-







Le paramètre du désappariement du Vt normalisé obtenu expérimentalement est alors in-
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Figure A.9: Désappariement du courant de drain normalisé en fonction de la tension
du drain avec VGS = [0.6, 0.8 and 1]V.
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Une dépendance importante à faible VD est observée, en particulier pour une forte tension
de grille. Un modèle est alors proposé pour couvrir ce cas et est discuté dans la section suivante.
Un modéle général du désappariement du courant de drain a été développé en considérant
l’impact d’une variation locale de la tension de seuil δV t en une portion du canal de surface δa,
comme sur l’approche RTS pour le bruit [dit Buisson 92].
Dans cette approche, le courant de drain relatif varie en raison d’une faible variation locale
















où “a” est la surface du canal du transistor.




























Considérant la conservation du courant au long du canal, avec σ = µeffQinv, l’écart-type















Ce modèle du désappariement du courant de drain est analysé en considérant trois conditions
diﬀérentes. Les ﬂuctuations de la tension de seuil (δV t) induites par les ﬂuctuations aléatoires
des dopants sont prises en compte pour les trois cas. En terme de mobilité, le premier cas
considère une mobilité eﬀective constante. Pour les deux autres cas, la mobilité dépendant du
champ électrique est considérée. Dans le dernier cas, étant donné que les ﬂuctuations de la
mobilité et du Vt sont générées par la même source (les ﬂuctuations aléatoires du dopage), elles
sont naturellement corrélées. Ainsi, cette corrélation est également prise en compte dans le
dernier cas. Ces trois cas sont résumés dans le tableau suivant (tableau A.4):
Table A.4: Plusieurs conditions utilisées dans le modèle du désappariement du courant
de drain.
Cas Fluctuations Mobilité Niveau de Fermi
δV t + µeff = const δV t(Na) µeff Variable
δV t + µeff (Eeff ) δV t(Na) µeff (Eeff ) Variable
δV t + δµeff (Eeff ) corrélé δV t(Na) et δµ(Na) µeff (Eeff ) Variable





















Figure A.10: Modèle du désappariement du courant de drain (a) en fonction de la
tension du drain pour différentes conditions de la mobilité à VGS = 1.2V
Si le premier cas est considéré (δV t + µeff = const), l’A∆V g augmente à fort VDS , parce
que le champ électrique vertical varie. Pour le second cas (δV t + µeff (Eeff )), un décalage est
observé à fort VDS en raison de la dépendance du champ électrique eﬀectif. Enﬁn, considérant
la corrélation des ﬂuctuations de la mobilité et du Vt, une forte dépendance à faible VDS est
observée. Seuls les cas où cette corrélation est considérée permettent de représenter les résultats
expérimentaux, montrés précédemment sur la ﬁgure A.9.
L’impact du désappariement du courant de drain en fonction de la tension de drain pour les
transistors avec des implants de poche n’a pas encore été observé.
Une comparaison des résultats expérimentaux obtenus pour les transistors avec et sans im-
plants de poche est illustrée sur la ﬁgure A.11.
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Figure A.11: Le désappariement du courant de drain convertis en fluctuations de la
tension de la grille en fonction du VD à VGS=[0.6, 0.8, 1]V pour les transistors avec et
sans implants de poche.
Un comportement anormal a été observé pour les transistors longs avec implants de poche
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et n’est pas expliqué par le modèle proposé précédemment, valable seulement pour un canal
uniforme [Mezzomo 10]. Les ﬂuctuations de courant de drain augmentent lorsque le transistor
varie du régime linéaire au régime de saturation. L’augmentation des ﬂuctuations est déjà connue
en fonction des dimensions du transistor et de la polarisation de la grille et elle est maintenant
aussi observée en fonction de la polarisation du drain.
Chapitre IV: Perspectives pour le désappariement des
transistors
Des études sur le désappariement ont été eﬀectuées dans les chapitres précédents pour la tech-
nologie 45nm bulk MOSFET, en se focalisant sur les ﬂuctuations aléatoires des dopants. Au-delà
du noeud technologique 45 nm, la rugosité de bord de ligne de la grille est soulignée dans la
littérature comme l’un des principaux facteurs limitants. On propose d’évaluer la rugosité max-
imale que la grille peut avoir pour que le dispositif reste non aﬀecté par le désappariement de
cette rugosité. En outre, pour réduire les dimensions du transistor au-delà de 45 nm, la littéra-
ture montre que des nouvelles architectures de transistors sont nécessaires. Les tendances sur
les technologies innovantes sont ensuite discutées et des caractérisations obtenues pour 28 nm
sont présentées.
L’impact de la rugosité de la grille sur le désappariement
pour la technologie 45 nm et au-delà
La rugosité du bord de ligne et de la largeur de ligne (LER et LWR respectivement) sont
considérées comme les principaux facteurs limitants de la technologie future [ITR 09]. Ils ont
causé peu de soucis dans le passé puisque les dimensions critiques du transistor étaient beaucoup
plus grandes que sa rugosité. La miniaturisation des composants a permis la fabrication des
dispositifs avec des dimensions à l’échelle nanométrique [Harriott 01]. Par contre, LER n’a pas
été réduite dans les mêmes proportions, et représentent une grande proportion de la longueur
de grille [Asenov 03]. Dans cette section, le désappariement de la rugosité de grille du transistor
est analysé expérimentalement sur des transistors N- et P-MOS, sur la technologie 45 nm.
Une des procédures utilisées pour faire des bords de grille en polysilicium bien droit est le
durcissement de la résine utilisée pour former la grille par un plasma HBr pendant le procédé de
gravure [Martin 08] [Pargon 09]. Pour faire la dégradation de la rugosité de la grille, la résine
n’a pas été durcie. Ainsi, la résine doit présenter des déformations et donc une rugosité plus
forte de la grille.
Pour cette étude, trois plaques ont été traitées [Babaud 10]. Une plaque a reçu le procédé
de référence, y compris l’étape de durcissement de la résine. Pour les deux autres, la grille des
transistors en silicium polycristallin a été dégradée. Sur ces deux plaques, la résine n’a pas été
durcie, dégradant la rugosité de grille. Les résultats de cette dégradation sont présentés sur la
ﬁgure A.12.
Scanning Electron Microscopy (SEM) a été utilisé pour mesurer la rugosité de la grille, en
utilisant une recette spéciﬁque. Par contre, cette recette sur la structure de test dédié pour
le désappariement n’a pas été eﬃcace pour mesurer la rugosité, vu que ces structures ont des
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(a) Reference (b) Degraded sample
Figure A.12: Vue de dessus d’une structure de test du désappariement avec la grille en
silicium polycristallin entourée par de poly-dummies.
dimensions trop petites. La rugosité de la grille a ensuite été mesurée dans une structure de test
dédiée pour contrôler les dimensions du transistor. La LER mesurée pour la référence est de
3.6nm tandis que, pour les plaquettes dégradées, elle est de 4.6nm, montrant une variation autour
de 28% (1nm). Bien qu’il n’ait pas été possible de mesurer directement sur les structures de test
dédiées pour le désappariement, les photos SEM montrent que l’élimination du durcissement de
la résine induit des dégradations visibles de la rugosité de la grille sur ces structures.
Les résultats expérimentaux sont présentés et discutés dans la section suivante.
Puisque le désappariement dû à la LER a plus d’impact sur les transistors étroits, la ﬁgure
A.13 montre le A∆V t pour des transistors étroits de la plaque de référence et celles dégradées. Sur
la gauche de chaque graphe, toutes les largeurs de grille sont représentées. A droite, uniquement
les géométries avec des largeurs de grille inférieure à 0.2µm sont considérées. Aucune diﬀérence







































Figure A.13: L’A∆V t expérimental sur des transistors du type N- et P-MOS pour la
plaque de référence et les plaques dégradées.
Le désappariement du facteur de gain est également indiqué pour les transistors du type N
et PMOS (ﬁgure A.14). Les deux plaques dégradées sont comparées à celle de référence. Par
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Figure A.14: Le désappariement du facteur de courant pour la plaque de référence et
celles dégradées.
Comme on a pu l’observer, aucun impact signiﬁcatif de la rugosité de grille pour le dés-
appariement du Vt et du β n’est observé. Deux hypothèses ont été faites pour expliquer ces
résultats:
1. Les ﬂuctuations aléatoires des dopant représentent plus de 70% des sources de ﬂuctuations
pour ce noeud technologique, alors que les ﬂuctuations de la rugosité de la grille représente
9% [Cathignol 08b]. Ainsi, l’impact du LER devrait être masqué par des ﬂuctuations
aléatoires des dopant.
2. La rugosité de la grille n’est pas assez importante pour avoir un impact signiﬁcatif sur le
désappariement.
La référence [Roy 06] est en accord avec la première hyphothèse.
En outre, dans le deuxième chapitre, on a montré que les dopants aléatoires sont la principale
source des ﬂuctuations de cette technologie 45nm et que les implants de poche ont une forte
contribution sur le désappariement. Ces eﬀets peuvent masquer l’impact de la rugosité de la
grille sur le désappariement et peuvent expliquer les résultats obtenus jusqu’à présent. Ainsi, si
on prend en compte des transistors sans implants de poche, on s’attend à être plus sensible à la
rugosité de la grille.
Ensuite, il est proposé d’évaluer le niveau de l’impact du LER sur le désappariement, sur la
technologie 45nm, pour des transistors avec et sans implants de poche. Dans le cas d’un impact
mineur par rapport à d’autres sources de ﬂuctuations, il sera intéressant d’évaluer la rugosité
grille maximale pour un impact minimal sur le désappariement.
Pour eﬀectuer cette évaluation, une dégradation intentionnelle de la rugosité de grille est
proposée. Dans l’étude précédente (section § V.1.2), la dégradation de la rugosité de grille a été
faite en modiﬁant le durcissement de la résine. Maintenant, pour fournir diﬀérents niveaux de
dégradations et d’avoir une forte rugosité de la grille, une autre technique est utilisée. Dans ce
cas, diﬀérent focus sur le masque sont utilisés pendant le procédé de la photolithographie.
La dégradation sera suivie par un monitoration de la rugosité de la grille sur les structures
de test dédiées et des mesures du désappariement.
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Trois plaques électriques sont utilisées avec quatre niveaux de dégradation de la rugosité
de grille. Le premier niveau de dégradation correspond au processus par défaut, qui est utilisé
comme référence. Pour les trois autres dégradations, diﬀérente focus ont été utilisés pendant le
procedé de photolithographie.
Ces photos SEM montrent clairement les diﬀérents niveaux de la rugosité de la grille. Mal-
heureusement, il n’a pas été possible de terminer cette étude avant la conclusion de cette thèse.
La prochaine étape sera la caractérisation électrique du désappariement et l’évaluation du LER.
Une autre étude intéressante à réaliser serait d’analyser la corrélation entre la rugosité de la
ligne droite et de la ligne gauche de la grille en polysilicium.
Dans cette partie, une étude expérimentale de l’impact de la rugosité de la grille sur le désap-
pariement a été réalisée sur la technologie 45nm. Aucun impact signiﬁcatif n’a été observé dans
cette technologie, car les ﬂuctuations aléatoires des dopants sont prédominantes et le procédé
de la grille est bien contrôlée. Le LER est souligné comme un déﬁ majeur pour les technologies
au-delà de 45 nm. En plus de la rugosité de la grille, il existe d’autres sources de ﬂuctuations
qui sont de plus en plus importantes pour le désappariement. L’évolution du désappariement
avec la technolgie est discuté dans la section suivante.
L’évolution du désappariement avec la technologie
Le désappariement a été caractérisé pendant plusieurs années pour les technologies CMOS suc-
cessives à partir de la génération 0.5µm jusqu’à un récent prototype 32nm.
La récapitulation de tous ces résultats expérimentaux du désappariement de la tension de
seuil en fonction de l’épaisseur d’oxyde de grille est représentée sur la ﬁgure A.15 [Mezzomo ].
La plupart des données présentées dans la ﬁgure A.15 vient de Bulk CMOS. Certaines
données proviennent des technologies gate-all-around (GAA) et fully depleted silicon on insulator
(FD-SOI).
Les données suivent une ligne droite, décrit comme AV t = a.tox+b. Ce résultat est en accord
avec les résultats de la modélisation et, en particulier avec l’équation (A.7) obtenus à partir de
simulations atomistiques [Asenov 00b]:








où tpol est la largeur de dépletion de la grille de polysilicium et Na, tox et tpol étant respec-
tivement en centimètres, grammes et secondes.
On trouve que la pente “a” est d’environ 1mV.µm/nm et de 0.75 mV.µm/nm, alors que
l’interception “b” est d’environ 2 mV.µm et de 1.5 mV.µm, respectivement pour les NMOS
et PMOS. Il est également intéressant de noter que le paramètre de désappariement des dis-
positifs GAA et FD-SOI est nettement réduit par rapport à ceux en bulk [Cathignol 07b]. Il
faut aussi noter l’amélioration de l’appariement pour la génération 32nm, probablement due à
l’introduction de grille métallique high-k.
Cette fonction démontre clairement et renforce l’idée que le canal et les ﬂuctuations des
dopants apportent une contribution importante au désapariemment, ce qui permet de prévoir
des avantages importants du canal non dopé et de grille métalique à ﬁlm mince comme FD-SOI,
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Figure A.15: Evolution du désappariement de la tension de seuil en fonction de





Cette thèse porte sur la modélisation et la caractérisation du désappariement des transistors
métal-oxyde-semiconducteur à eﬀet de champ (MOSFET). La recherche a été réalisée princi-
palement sur la technologie CMOS 45nm de STMicroelectronics.
L’utilisation des paires des transistors comme structure de teste limite le nombre d’échantillons
pour la caractérisation. Comme le désappariement est une étude statistique, les résultats sont
plus précis avec plus d’échantillons. Un réseau de transistors doit être développé, des milliers
de transistors peuvent ainsi être mesurés.
Pour les prochaines technologies, les entreprises continuent à devélopper des transistors avec
des implants de poche. Le premier modèle proposé dans cette thèse est utile pour pouvoir prédire
le désappariement des transistors. Avant d’appliquer ce modèle, il est nécessaire de calibrer
certains paramètres physiques. Le modèle considère la transition de la zone fortement dopée
(poches) à la zone faiblement dopée (canal) comme étant abrupte, tandis que dans la réalité,
cette transistion se fait de manière graduelle. Ces deux points peuvent ajouter des erreurs dans
la prédiction du désappariement. Ce modèle peut être utilisé dans les noeuds technologiques à
venir, comme le 32nm et le 22nm, mais aussi pour étudier des eﬀets sur des technologies déjà
matures, vu que toutes ces technologies sont/seront développés avec des implants des poches.
Le modèle proposé sur le désappariement du courant de drain a été analysé de manière
qualitative. Il serait intéressant de l’analyser quantitativement. Un autre sujet important qui
a été souligné est la caractérisation du désappariement du courant de drain en fonction de la
tension Vds pour les transistor longs avec des implants de poche. Pour traiter ce cas, il est
possible de faire une adaptation du modèle proposé.
Il a été montré que le désappariement est dépendant de la longueur, en particulier pour les
transistors relativement longs (L>0.1µm). Ainsi, les modèles proposés devraient être intégrés
dans toute la chaîne de la microélectronique, pour aider les concepteurs et les ingénieurs des
procédés a améliorer les performances des circuits.
Le dernier chapitre propose une étude de la rugosité de la grille dans le noeud technologique
45 nm. La rugosité de la grille a été dégradé par diﬀérents focus du masque pendant l’étape
de photolithographie, en ayant comme résultat diﬀérents niveaux de rugosité. Le résultat ex-
périmental permet de connaitre la rugosité maximale que les transistors peuvent avoir pour
qu’ils aient un minimum de désappariement. Les caractérisations doivent être faites sur des
dispositifs avec et sans implants de poche pour ne pas masquer les résultats par des eﬀets de
désappariement des implants de poche. Une autre étude intéressante à eﬀectuer serait d’analyser
expérimentalement la corrélation entre la rugosité du côté droite et du côté gauche de la grille
de polysilicium. Si les rugosités des lignes de la grille sont corrélées, les modèles doivent être
adaptés pour inclure cette corrélation. Des structures de test dédiées, en faisant la rugosité de
grille en design, peuvent être une solution encore meilleure pour observer cette corrélation.
La littérature souligne que de nouvelles architectures seront nécessaires pour réduire la
taille des transistors. Cependant, des nouvelles architectures ne sont jamais gratuites. Comme
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plusieurs sources de ﬂuctuations telles que la rugosité, l’épaisseur du ﬁlm, la mobilité et la
fonction de travail de sortie des grilles métalliques deviennent de plus en plus importantes, le
désappariement sera un point critique pour le développement des nouvelles technologies.
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